会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Current mirror circuit
    • 电流镜电路
    • US4596960A
    • 1986-06-24
    • US593307
    • 1984-03-26
    • Hisakazu Hitomi
    • Hisakazu Hitomi
    • H03F3/34H03F3/343H03K3/282H03F3/04
    • H03F3/45174H03F3/343H03K3/2821H03F2203/45176
    • A current mirror circuit capable of accurately setting the ratio between input current and output current. The circuit includes a plurality of input terminals and a plurality of output terminals. A plurality of transistor pairs is provided with the first transistor of each pair having its collector connected to an input terminal. In addition, the collector of each first transistor in each pair is coupled to its own base. The bases of the transistors in each pair are coupled together, while the collector of the second transistor in each pair is coupled to an output terminal. The transistors connected to input terminals have their emitters coupled together and grounded through a first resistor. The transistors coupled to output terminals have their emitters coupled together and are grounded through a second resistor. Such a circuit allows ratios between input and output current to be set very accurately.
    • 一种能准确设定输入电流与输出电流之比的电流镜电路。 该电路包括多个输入端子和多个输出端子。 多个晶体管对设置有每对的第一晶体管,其集电极连接到输入端。 此外,每对中的每个第一晶体管的集电极耦合到其自身的基极。 每对中的晶体管的基极耦合在一起,而每对中的第二晶体管的集电极耦合到输出端。 连接到输入端的晶体管的发射极通过第一电阻器耦合在一起并接地。 耦合到输出端子的晶体管的发射极耦合在一起并通过第二电阻器接地。 这样的电路允许非常精确地设置输入和输出电流之间的比率。
    • 10. 发明授权
    • Differential impedance neutralization circuit
    • 差分阻抗中和电路
    • US4692712A
    • 1987-09-08
    • US917867
    • 1986-10-14
    • Patrick A. Quinn
    • Patrick A. Quinn
    • H03F1/14H03F1/32H03F3/26H03F3/45H03F1/26
    • H03F1/3211H03F3/26H03F3/45071H03F2203/45176
    • An impedance neutralization circuit produces correction currents to compensate for the effects of parasitic impedance on the output voltage of an amplifier. In the described embodiment, the neutralization circuit includes a pair of emitter followers, one coupled to the collector of each transistor of a common base amplifier for sensing the output voltage at each collector. A pair of transistors are coupled one to each emitter follower for applying the sensed voltage across a neutralizing impedance proportional to the parasitic impedance seen at the collector of the opposite transistor of the common base amplifier. The voltage applied across the neutralizing impedances produces a correction current. The correction current is summed with a distortion current of proportional amount but opposite sign produced by the output voltage applied across the parasitic impedance to produce a substantially error-free output voltage.
    • 阻抗中和电路产生校正电流以补偿寄生阻抗对放大器的输出电压的影响。 在所描述的实施例中,中和电路包括一对发射极跟随器,一对耦合到公共基极放大器的每个晶体管的集电极,用于感测每个集电极处的输出电压。 一对晶体管耦合到每个射极跟随器,用于将所感测的电压跨越与在公共基极放大器的相对晶体管的集电极处看到的寄生阻抗成比例的中和阻抗。 施加在中和阻抗上的电压产生校正电流。 校正电流与施加在寄生阻抗上的输出电压产生的成比例的失真电流相反,从而产生基本上无差错的输出电压。