专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07741948B2 Laminated variable resistor 有权
标题翻译：层压可变电阻器
公开(公告)号：US07741948B2
公开(公告)日：2010-06-22
申请号：US11540606
申请日：2006-10-02
申请人： Shih-Kwan Liu , Hui-Ming Feng
发明人： Shih-Kwan Liu , Hui-Ming Feng
IPC分类号： H01C7/00
CPC分类号： H01C7/112 , H01C7/18
摘要： A laminated variable resistor comprises a main body, internal electrodes extending along two side edges of the main body into the main body, terminal electrodes disposed on the two ends of the main body. The mole percentage of the oxide in overlapping active regions between opposite internal electrodes is reduced and the reduced portion is replaced by a metal selected from gold (Au), silver (Ag), palladium (Pd), platinum (Pt), rhodium (Rh), or the alloy of any two of such metals.
摘要翻译：层叠可变电阻器包括：主体，沿着主体的两个侧边缘延伸到主体的内部电极，设置在主体的两端的端子电极。在相对的内部电极之间的重叠活性区域中的氧化物的摩尔百分比减小，并且还原部分被选自金（Au），银（Ag），钯（Pd），铂（Pt），铑（Rh ）或任何两种这样的金属的合金。

2. 发明申请

US20080079532A1 Laminated variable resistor 有权
标题翻译：层压可变电阻器
公开(公告)号：US20080079532A1
公开(公告)日：2008-04-03
申请号：US11540606
申请日：2006-10-02
申请人： Shih-Kwan Liu , Hui-Ming Feng
发明人： Shih-Kwan Liu , Hui-Ming Feng
IPC分类号： H01C7/00
CPC分类号： H01C7/112 , H01C7/18
摘要： A laminated variable resistor comprises a main body, internal electrodes extending along two side edges of the main body into the main body, terminal electrodes disposed on the two ends of the main body. The mole percentage of the oxide in overlapping active regions between opposite internal electrodes is reduced and the reduced portion is replaced by a metal selected from gold (Au), silver (Ag), palladium (Pd), platinum (Pt), rhodium (Rh), or the alloy of any two of such metals.
摘要翻译：层叠可变电阻器包括：主体，沿着主体的两个侧边缘延伸到主体的内部电极，设置在主体的两端的端子电极。在相对的内部电极之间的重叠活性区域中的氧化物的摩尔百分比减小，并且还原部分被选自金（Au），银（Ag），钯（Pd），铂（Pt），铑（Rh ）或任何两种这样的金属的合金。

3. 发明申请

US20130062656A1 THERMALLY ENHANCED OPTICAL PACKAGE 审中-公开
标题翻译：热增强光学包装
公开(公告)号：US20130062656A1
公开(公告)日：2013-03-14
申请号：US13231020
申请日：2011-09-13
申请人： WEI CHIH LEE , SHIH KWAN LIU , HUAI LUH CHANG
发明人： WEI CHIH LEE , SHIH KWAN LIU , HUAI LUH CHANG
IPC分类号： H01L33/64
CPC分类号： H01L25/0753 , H01L23/3677 , H01L33/642 , H01L2224/45144 , H01L2224/48227 , H01L2224/48228 , H05K1/0204 , H05K2201/10106 , H01L2924/00
摘要： A thermally enhanced optical package includes a heat conducting module configured to dissipate the heat generated from an optical device, a plurality of insulating pads disposed on a heat conducting substrate, and at least one electrical conducting pad disposed on the insulating pads. The heat conducting module includes a heat conducting substrate and a plurality of heat conducting pillars, and the optical device is a light emitting diode chip or a light emitting diode die in the present embodiments. The thermally enhanced optical package is further characterized in a simple manufacturing procedure, including substantially an electrical or electroless plating process, a metal foil laminating process, a thick film printing process, and a patterning and etching process.
摘要翻译：热增强型光学封装包括导热模块，其被配置为消散从光学器件产生的热量，设置在导热衬底上的多个绝缘焊盘以及设置在绝缘焊盘上的至少一个导电焊盘。导热模块包括导热基板和多个导热柱，并且在本实施例中，光学装置是发光二极管芯片或发光二极管管芯。热增强光学封装的特征还在于简单的制造过程，包括基本上电或无电镀工艺，金属箔层压工艺，厚膜印刷工艺以及图案化和蚀刻工艺。

4. 发明申请

US20110316658A1 THIN TYPE COMMON MODE FILTER AND METHOD OF MANUFACTURING THE SAME 审中-公开
标题翻译：薄型共通模式滤波器及其制造方法
公开(公告)号：US20110316658A1
公开(公告)日：2011-12-29
申请号：US12954786
申请日：2010-11-26
申请人： SHIH KWAN LIU
发明人： SHIH KWAN LIU
IPC分类号： H01F5/00 , H05K3/30
CPC分类号： H01F17/0013 , H01F41/046 , H01F2017/006 , H01F2017/0066 , H01F2017/0093 , H05K1/0233 , H05K1/165 , H05K2201/083 , Y10T29/4913
摘要： A thin type common mode filter includes an insulating flexible substrate, a first magnetic material layer, a first coil leading layer, a coil main body multi-layer, a second coil leading layer, and a second magnetic material layer. The first coil leading layer is formed on a first surface of the flexible substrate, and the first coil leading layer is formed on a second surface of the flexible substrate opposite to the first surface. The coil main body multi-layer, the second coil leading layer, and the second magnetic material layer are sequentially stacked on the first coil leading layer.
摘要翻译：薄型共模滤波器包括绝缘柔性基板，第一磁性材料层，第一线圈引导层，线圈主体多层，第二线圈引导层和第二磁性材料层。第一线圈引导层形成在柔性基板的第一表面上，第一线圈引导层形成在与第一表面相对的柔性基板的第二表面上。线圈主体多层，第二线圈引导层和第二磁性体层依次堆叠在第一线圈引导层上。

5. 发明申请

US20120281338A1 ALUMINUM ELECTROLYTIC CAPACITOR AND METHOD OF MANFACTURING THE SAME 审中-公开
标题翻译：铝电解电容器及其制造方法
公开(公告)号：US20120281338A1
公开(公告)日：2012-11-08
申请号：US13101406
申请日：2011-05-05
申请人： WEI CHIH LEE , SHIH KWAN LIU
发明人： WEI CHIH LEE , SHIH KWAN LIU
IPC分类号： H01G9/15
CPC分类号： H01G9/15 , H01G9/028 , H01G9/048
摘要： An aluminum electrolytic capacitor includes an aluminum foil substrate, a porous aluminum layer, an insulating layer, an electrically conductive polymer material, an electrically conductive material, and at least two terminal electrodes. The porous aluminum layer is attached to the aluminum foil substrate. The insulating layer is formed on the porous aluminum layer. The electrically conductive polymer material overlays the insulating layer. The terminal electrodes respectively connect to the aluminum foil and the electrically conductive material.
摘要翻译：铝电解电容器包括铝箔衬底，多孔铝层，绝缘层，导电聚合物材料，导电材料和至少两个端子电极。多孔铝层附着在铝箔基板上。绝缘层形成在多孔铝层上。导电聚合物材料覆盖绝缘层。端子电极分别连接到铝箔和导电材料。

6. 发明申请

US20090233112A1 MULTILAYER ZINC OXIDE VARISTOR 审中-公开
标题翻译：多层氧化锌系列
公开(公告)号：US20090233112A1
公开(公告)日：2009-09-17
申请号：US12047335
申请日：2008-03-13
申请人： Shih-Kwan Liu , Hui-Ming Feng
发明人： Shih-Kwan Liu , Hui-Ming Feng
IPC分类号： B32B15/04
CPC分类号： H01C7/112
摘要： Enclosed is a multilayer zinc oxide (ZnO) varistor having a body portion, internal electrodes extending from both sides to the interior of the body portion respectively, and terminal electrodes disposed at both sides of the body portion. The multilayer zinc oxide is characterized in that: the components of said body portion include at least 90 mole % ZnO, 0.1 to 5.0 mole % antimony oxide functional additives, 0.01 to 1.0 mole % praseodymium oxide functional additives, and 0.01 to 10.0 wt. % glass; the sum amount of these metal oxides is less than 99.95 mole %.
摘要翻译：封闭的是多层氧化锌（ZnO）变阻器，其具有主体部分，分别从主体部分的两侧延伸到内部电极的内部电极以及设置在主体部分两侧的端子电极。多层氧化锌的特征在于：所述主体部分的组分包括至少90摩尔％的ZnO，0.1至5.0摩尔％的氧化锑功能添加剂，0.01至1.0摩尔％的氧化镨功能添加剂和0.01至10.0重量％％玻璃; 这些金属氧化物的总量小于99.95摩尔％。

7. 发明申请

US20090004367A1 CERAMIC GLAZE COATING STRUCTURE OF A CHIP ELEMENT AND METHOD OF FORMING THE SAME 审中-公开
标题翻译：芯片元件的陶瓷玻璃涂层结构及其形成方法
公开(公告)号：US20090004367A1
公开(公告)日：2009-01-01
申请号：US12172478
申请日：2008-07-14
申请人： Shih-Kwan LIU , Chun-Pin Huang , Yu-Chin Shu
发明人： Shih-Kwan LIU , Chun-Pin Huang , Yu-Chin Shu
IPC分类号： B05D3/14
CPC分类号： H01G4/30 , H01G2/22 , H01G4/2325 , H01G4/255 , Y10T428/24926
摘要： A ceramic glaze-coating structure of a chip element and a method of forming the same are provided. In the ceramic glaze-coating structure, a high-density, smooth, and high-impedance ceramic glaze is coated on the body of an element. As for the terminal electrode part, the unique firing characteristics between the material of the terminal electrode (e.g., conductive compositions) and the ceramic glaze are utilized, such that the ceramic glaze layer between the surface of the terminal electrode or the terminal electrode and the ceramic body is absorbed and then removed by sintering; thus, the ceramic glaze coating structure of a chip element with only the element body being coated is formed.
摘要翻译：提供了一种芯片元件的陶瓷釉面结构及其形成方法。在陶瓷釉面结构中，高密度，平滑和高阻抗的陶瓷釉料涂覆在元件的主体上。对于端子电极部分，利用端子电极（例如，导电组合物）的材料和陶瓷釉料之间的独特的烧制特性，使得在端子电极或端子电极的表面之间的陶瓷釉层和陶瓷体被吸收，然后通过烧结除去; 因此，形成仅具有被涂覆元件体的芯片元件的陶瓷釉涂层结构。

8. 发明授权

US06965167B2 Laminated chip electronic device and method of manufacturing the same 有权
标题翻译：层压芯片电子器件及其制造方法
公开(公告)号：US06965167B2
公开(公告)日：2005-11-15
申请号：US10463200
申请日：2003-06-17
申请人： Shih-Kwan Liu
发明人： Shih-Kwan Liu
IPC分类号： H01G4/224 , H01G4/232 , H01G4/30 , H01L23/48
CPC分类号： H01G4/30 , H01G4/224 , H01G4/232
摘要： The present invention discloses a laminated chip electronic device and a method of manufacturing the same. In the laminated chip electronic device and the method of manufacturing the same according to the present invention, a body is made of a non-linear resistance coefficient material and has a plurality of conductive layers formed therein; an insulating layer is formed on the top, bottom, front and back surfaces of the body; and two electrodes are formed at the two ends of the body and electrically connected to the terminals of the conductive layers, respectively. Furthermore, in the present invention, two soldered interface layers are formed on the two electrodes, respectively.
摘要翻译：本发明公开了一种层叠芯片电子器件及其制造方法。在根据本发明的层叠芯片电子器件及其制造方法中，主体由非线性电阻系数材料制成并且在其中形成有多个导电层; 绝缘层形成在主体的顶部，底部，前后表面上; 并且在主体的两端分别形成两个电极，并分别与导电层的端子电连接。此外，在本发明中，在两个电极上分别形成两个焊接界面层。

9. 发明申请

US20060234022A1 Ceramic glaze coating structure of a chip element and method of forming the same 审中-公开
标题翻译：一种芯片元件的陶瓷釉料涂层结构及其形成方法
公开(公告)号：US20060234022A1
公开(公告)日：2006-10-19
申请号：US11403777
申请日：2006-04-13
申请人： Shih-Kwan Liu , Chun-Pin Huang , Yu-Chin Shu
发明人： Shih-Kwan Liu , Chun-Pin Huang , Yu-Chin Shu
IPC分类号： H01G4/228 , H01G4/06 , B32B18/00
CPC分类号： H01G4/30 , H01G2/22 , H01G4/2325 , H01G4/255 , Y10T428/24926
摘要： A ceramic glaze-coating structure of a chip element and a method of forming the same are provided. In the ceramic glaze-coating structure, a high-density, smooth, and high-impedance ceramic glaze is coated on the body of an element. As for the terminal electrode part, the unique firing characteristics between the material of the terminal electrode (e.g., conductive compositions) and the ceramic glaze are utilized, such that the ceramic glaze layer between the surface of the terminal electrode or the terminal electrode and the ceramic body is absorbed and then removed by sintering; thus, the ceramic glaze coating structure of a chip element with only the element body being coated is formed.
摘要翻译：提供了一种芯片元件的陶瓷釉面结构及其形成方法。在陶瓷釉面结构中，高密度，平滑和高阻抗的陶瓷釉料涂覆在元件的主体上。对于端子电极部分，利用端子电极（例如，导电组合物）的材料和陶瓷釉料之间的独特的烧制特性，使得在端子电极或端子电极的表面之间的陶瓷釉层和陶瓷体被吸收，然后通过烧结除去; 因此，形成仅具有被涂覆元件体的芯片元件的陶瓷釉涂层结构。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式