会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Memory address decoder with storage for memory attribute information
    • 内存地址解码器,用于存储内存属性信息
    • US5353431A
    • 1994-10-04
    • US193516
    • 1994-02-08
    • Patrick F. DoyleLeonard W. CrossRoger Noar
    • Patrick F. DoyleLeonard W. CrossRoger Noar
    • G06F12/06G06F12/02
    • G06F12/0684
    • A programmable and testable memory address decoder for a computer system where a static random access memory device is used to store memory configuration information. The computer system includes a processor which is coupled to the memory address decoder via data and address lines. The memory address decoder includes an SRAM for storing a memory map which associates memory attributes with memory ranges or blocks of memory. The memory attributes include: memory residence, caching, write protection of memory ranges, and the decoding of other memory modules. The present invention also includes control logic, a read-back register, and a mode register for controlling the loading and read back verification of the SRAM. The control logic operates the memory address decoder in one of four modes. These modes include: 1) power-up mode, 2) programming mode, 3) read back mode, and 4) normal operation mode. One of these modes is selected by loading the mode register with a value corresponding to the desired mode. A default power up mode is entered after power is first applied to the computer system. When the processor specifies a programming mode, the processor may write data directly into the SRAM. When the processor specifies the read back mode, the contents of the SRAM may be read back by the processor through the read back register. A normal mode may be entered in order to enable access to system memory (DRAM) with memory attribute information.
    • 用于计算机系统的可编程和可测试的存储器地址解码器,其中静态随机存取存储器件用于存储存储器配置信息。 计算机系统包括经由数据和地址线耦合到存储器地址解码器的处理器。 存储器地址解码器包括用于存储将存储器属性与存储器范围或存储器块相关联的存储器映射的SRAM。 内存属性包括:内存驻留,缓存,内存范围的写保护以及其他内存模块的解码。 本发明还包括控制逻辑,回读寄存器和用于控制SRAM的加载和回读验证的模式寄存器。 控制逻辑以四种模式之一操作存储器地址解码器。 这些模式包括:1)上电模式,2)编程模式,3)回读模式,4)正常运行模式。 通过将模式寄存器加载到与所需模式相对应的值来选择这些模式之一。 电源首次应用于计算机系统后,将输入默认上电模式。 当处理器指定编程模式时,处理器可以将数据直接写入SRAM。 当处理器指定回读模式时,SRAM的内容可以由处理器通过读回寄存器读回。 可以输入正常模式以便能够访问具有存储器属性信息的系统存储器(DRAM)。