会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Method of making memory cell arrays
    • 制造存储单元阵列的方法
    • US06607944B1
    • 2003-08-19
    • US09918345
    • 2001-07-30
    • Luan TranD. Mark DuncanTyler A. LowreyRob B. KerrKris K. Brown
    • Luan TranD. Mark DuncanTyler A. LowreyRob B. KerrKris K. Brown
    • H01L2182
    • H01L27/10852H01L27/10808H01L27/10885
    • A memory device includes memory cells, bit lines, active area lines running generally in parallel to the bit lines, and transistors formed in each active area line and electrically coupling memory cells to corresponding bit lines. Each bit line includes slanted portions that intersect a corresponding portion of an active area line at an angle. Contacts electrically coupling the bit line to portions of the active area line are formed in a region generally defined by the angled intersection of the bit line to the active area line. The memory cells can have an area of about 6F2, and the bit lines can be coupled to sense amplifiers in a folded bit line configuration. Each bit line includes a first level portion and a second level portion.
    • 存储器件包括存储器单元,位线,通常与位线平行地运行的有源区线以及在每个有源区域线中形成的晶体管,并将存储单元电耦合到相应的位线。 每个位线包括以一角度与有源区域线的相应部分相交的倾斜部分。 将位线电耦合到有源区域线的部分的触点形成在通常由位线到有源区域线的成角度的交叉点限定的区域中。 存储器单元可以具有约6F2的面积,并且位线可以以折叠位线配置耦合到读出放大器。 每个位线包括第一电平部分和第二电平部分。