专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08154203B2 Plasma display rear panel and its manufacturing method 有权
标题翻译：等离子显示器后面板及其制造方法
公开(公告)号：US08154203B2
公开(公告)日：2012-04-10
申请号：US12375221
申请日：2007-07-30
申请人： Minori Kamada , Kenichi Kawabe
发明人： Minori Kamada , Kenichi Kawabe
IPC分类号： H01J9/00 , H01J9/24 , H01J9/26 , H01J17/49
CPC分类号： H01J11/36 , H01J11/12 , H01J2211/361
摘要： A plasma display member does not cause an erroneous discharge in a display region end portion and includes: a substrate (1); a substantially stripe-shaped address electrode (2) arranged on the substrate (1); a dielectric layer (3) covering the address electrode (2) and a grid-shaped partition arranged on the dielectric layer (3) and having main walls (4) substantially parallel to the address electrode (2) and auxiliary walls (5) intersecting the main partitions (4). The auxiliary wall (5) intersecting the main wall (4) located at the outermost position among the main walls (4) located at non-display regions (7) at the right and left of a display region (6) has a bottom width identical to the bottom width (L1) of the main wall (4) located at the outermost position among the main walls (4) located at the non-display regions (7) at the right and left of the display region (6) which is multiplied by 0.3 to 1.0.
摘要翻译：等离子体显示元件不会在显示区域端部引起错误放电，并且包括：基板（1）; 设置在所述基板（1）上的基本条形的寻址电极（2）; 覆盖所述寻址电极（2）的介电层（3）和布置在所述电介质层（3）上并具有大致平行于所述寻址电极（2）的主壁（4）和与所述寻址电极（2）相交的辅助壁主分区（4）。位于位于显示区域（6）的右侧和左侧的非显示区域（7）的主壁（4）中位于最外侧位置处的主壁（4）的辅助壁（5）具有底部宽度与位于显示区域（6）右侧和左侧的非显示区域（7）的主壁（4）中位于最外侧位置处的主壁（4）的底部宽度（L1）相同。乘以0.3〜1.0。

2. 发明申请

US20110140600A1 PLASMA DISPLAY REAR PANEL AND ITS MANUFACTURING METHOD 有权
标题翻译：等离子显示面板及其制造方法
公开(公告)号：US20110140600A1
公开(公告)日：2011-06-16
申请号：US12375221
申请日：2007-07-30
申请人： Minori Kamada , Kenichi Kawabe
发明人： Minori Kamada , Kenichi Kawabe
IPC分类号： H01J17/49 , H01J9/24
CPC分类号： H01J11/36 , H01J11/12 , H01J2211/361
摘要： A plasma display member does not cause an erroneous discharge in a display region end portion and includes: a substrate (1); a substantially stripe-shaped address electrode (2) arranged on the substrate (1); a dielectric layer (3) covering the address electrode (2) and a grid-shaped partition arranged on the dielectric layer (3) and having main walls (4) substantially parallel to the address electrode (2) and auxiliary walls (5) intersecting the main partitions (4). The auxiliary wall (5) intersecting the main wall (4) located at the outermost position among the main walls (4) located at non-display regions (7) at the right and left of a display region (6) has a bottom width identical to the bottom width (L1) of the main wall (4) located at the outermost position among the main walls (4) located at the non-display regions (7) at the right and left of the display region (6) which is multiplied by 0.3 to 1.0.
摘要翻译：等离子体显示元件不会在显示区域端部引起错误放电，并且包括：基板（1）; 设置在所述基板（1）上的基本条形的寻址电极（2）; 覆盖所述寻址电极（2）的介电层（3）和布置在所述电介质层（3）上并具有大致平行于所述寻址电极（2）的主壁（4）和与所述寻址电极（2）相交的辅助壁主分区（4）。位于位于显示区域（6）的右侧和左侧的非显示区域（7）的主壁（4）中位于最外侧位置处的主壁（4）的辅助壁（5）具有底部宽度与位于显示区域（6）右侧和左侧的非显示区域（7）的主壁（4）中位于最外侧位置处的主壁（4）的底部宽度（L1）相同。乘以0.3〜1.0。

3. 发明申请

US20090218945A1 Member for Plasma Display and Method for Producing the Same 审中-公开
标题翻译：等离子显示器的成员及其生产方法
公开(公告)号：US20090218945A1
公开(公告)日：2009-09-03
申请号：US12224503
申请日：2007-02-19
申请人： Minori Kamada , Yoshiyuki Tsuji , Atsushi Kondo
发明人： Minori Kamada , Yoshiyuki Tsuji , Atsushi Kondo
IPC分类号： H01J17/49 , H01J9/00
CPC分类号： H01J11/12 , H01J11/36 , H01J2211/363
摘要： [PROBLEMS] To provide a member for plasma display having a lattice-like partition consisting of at least a main partition and an auxiliary partition formed on a substrate in which the height at the partition of the main partition is prevented from becoming smaller than the height at an intersection even when a high precision lattice-like partition where the width at the top of the main partition becomes 40 μm or less is provided, and the problem of erroneous emission of light from a cell is eliminated.[MEANS FOR SOLVING PROBLEMS] In a structure where the width at the top of the main partition is 40 μm or less and the main and auxiliary partitions are arranged in lattice, the height at the intersection of the main and auxiliary partitions is set to be 0-2μ smaller than the height at the main partition by setting the relation between the width (Wa) at the top of the main partition and the width (Wb) at the top of the auxiliary partition to satisfy 1.2≦(Wa/Wb).
摘要翻译：本发明提供一种等离子体显示器用构件，其具有格栅状分隔体，该格子状分隔体至少由形成在基板上的主隔板和辅助隔板构成，其中防止主隔板隔壁的高度变小即使在主分区顶部的宽度为40μm以下的高精度格子状分隔物的情况下，也能够消除来自单元的光的错误发光的问题。解决问题的手段在主隔板的顶部的宽度为40μm以下并且主区域和辅助隔壁布置成格子的结构中，主区域和辅助隔壁的交点处的高度被设定为通过设置主分区顶部宽度（Wa）与辅助分区顶部宽度（Wb）之间的关系满足1.2 <=（Wa / Wb ）。

4. 发明申请

US20090142703A1 Display Member Exposing Method and Plasma Display Member Manufacturing Method 失效
标题翻译：显示会员曝光方法和等离子显示器会员制造方法
公开(公告)号：US20090142703A1
公开(公告)日：2009-06-04
申请号：US11661178
申请日：2005-08-26
申请人： Tetsuo Uchida , Yoshiyuki Tsuji , Yuichiro Iguchi , Minori Kamada
发明人： Tetsuo Uchida , Yoshiyuki Tsuji , Yuichiro Iguchi , Minori Kamada
IPC分类号： G03F7/20
CPC分类号： G03F7/2022 , G03F7/70425 , G03F7/70466 , G03F7/7065 , G03F7/70791 , H01J9/242 , H01J11/12 , H01J11/36
摘要： A manufacturing method for a plasma display member wherein generation of defects such as interruption and short-circuit of a pattern obtained after exposure and development is suppressed and yield is improved, even when a foreign material is adhered on a photomask or photomask is scratched. An exposing method for a display member wherein a display member having a photosensitive layer formed on a base substrate is exposed through a photomask having a desired pattern. The exposing method for the display member is characterized in that the photomask and the base substrate are relatively shifted during exposure operation.
摘要翻译：等离子体显示元件的制造方法，其中抑制曝光和显影之后获得的图案的中断和短路等缺陷的产生，即使当异物附着在光掩模上或光掩模被划伤时，产率也提高。一种显示构件的曝光方法，其中具有形成在基底基底上的感光层的显示构件通过具有所需图案的光掩模曝光。显示构件的曝光方法的特征在于，在曝光操作期间，光掩模和基底基板相对移动。

5. 发明授权

US08263319B2 Display member exposing method and plasma display member manufacturing method 失效
标题翻译：显示元件曝光方法和等离子显示元件制造方法
公开(公告)号：US08263319B2
公开(公告)日：2012-09-11
申请号：US11661178
申请日：2005-08-26
申请人： Tetsuo Uchida , Yoshiyuki Tsuji , Yuichiro Iguchi , Minori Kamada
发明人： Tetsuo Uchida , Yoshiyuki Tsuji , Yuichiro Iguchi , Minori Kamada
IPC分类号： G03F1/00 , G03F7/00
CPC分类号： G03F7/2022 , G03F7/70425 , G03F7/70466 , G03F7/7065 , G03F7/70791 , H01J9/242 , H01J11/12 , H01J11/36
摘要： A manufacturing method for a plasma display member wherein generation of defects such as interruption and short-circuit of a pattern obtained after exposure and development is suppressed and yield is improved, even when a foreign material is adhered on a photo mask or photo mask is scratched. An exposing method for a display member wherein a display member having a photosensitive layer formed on a base substrate is exposed through a photo mask having a desired pattern. The exposing method for the display member is characterized in that the photo mask and the base substrate are relatively shifted during exposure operation.
摘要翻译：一种等离子体显示元件的制造方法，其中抑制了暴露和显影后获得的图案的中断和短路等缺陷的产生，即使异物附着在光掩模上也被刮伤，产率提高。。一种用于显示部件的曝光方法，其中具有形成在基底基板上的感光层的显示部件通过具有所需图案的光掩模曝光。用于显示部件的曝光方法的特征在于，在曝光操作期间，光掩模和基底基板相对移动。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式