会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • Container for a blender
    • 搅拌机容器
    • US20070247966A1
    • 2007-10-25
    • US11821485
    • 2007-06-25
    • Brent MillerRichard BoozerMichael Anton
    • Brent MillerRichard BoozerMichael Anton
    • A47J43/046
    • A47J43/046A47J43/0722A47J43/0727
    • A container (15) for a blender (10) includes a bottom surface (16) having a non-symmetrically shaped perimeter. A side wall (17) extends upwardly from the perimeter of the bottom surface (16). A mixing blade assembly (20) having a plurality of blades (21) is located above the bottom surface (16) and is rotatable on an axis which is displaced from the center of the bottom surface (10). Nonuniform spaces (25, 26) are thus created between the ends of the blades (21) and the side wall (17). The bottom surface (16) is inclined at an angle relative to the plane normal to the axis of rotation of the blade assembly (20), and it, as well as the side wall (17), may be provided with a plurality of spaced vanes (31, 32).
    • 用于混合器(10)的容器(15)包括具有非对称形状的周边的底表面(16)。 侧壁(17)从底表面(16)的周边向上延伸。 具有多个叶片(21)的混合叶片组件(20)位于底表面(16)上方并且可在从底面(10)的中心位移的轴上旋转。 因此,在叶片(21)的端部和侧壁(17)的端部之间产生不均匀的空间(25,26)。 底面(16)相对于与叶片组件(20)的旋转轴线垂直的平面倾斜一定角度,并且其以及侧壁(17)可以设置有多个间隔开的 叶片(31,32)。
    • 3. 发明申请
    • Container system
    • 集装箱系统
    • US20060261066A1
    • 2006-11-23
    • US11131512
    • 2005-05-17
    • Richard BoozerRobert UlanskiMichael AntonJonathan Katz
    • Richard BoozerRobert UlanskiMichael AntonJonathan Katz
    • B65D51/18B65D41/16
    • A47J36/10A47J43/0727
    • A system (10) for attaching a cover (12) to a container (11) and for closing an opening (21) in the cover (12) with a plug (13) utilizes a container (11) having an upper lip (16). The cover (12) is made of an elastomeric material and has handles (30) each having a notch (31) therein to receive the lip (16) of the container (11). A ridge (32) depends from the periphery of the opening (21) in the cover (12). The ridge (32) is generally square having sides (33) and corners (34). The ridge (33) includes a notch (35) formed in each side (33), and ribs (36) are positioned at each side of the notches (35). The plug (13) has a generally cylindrical stem (41) whose diameter approximates the length of a side (33) of the ridge (32). Diametrically opposed tabs (45) are positioned on the stem (41). By aligning the tabs (45) with the corners (34) of the ridge (32), the stem (41) can pass through the opening (21). Then rotating the plug (13) allows the tabs (45) to pass over the ribs (36) and into opposed notches (35).
    • 一种用于将盖(12)附接到容器(11)并且用塞子(13)封闭盖子(12)中的开口(21)的系统(10)利用具有上唇缘(16)的容器(11) )。 盖(12)由弹性体材料制成,并具有各自在其中具有凹口(31)的手柄(30),以容纳容器(11)的唇缘(16)。 脊(32)从盖(12)中的开口(21)的周边延伸。 脊(32)通常具有侧面(33)和角部(34)。 脊(33)包括形成在每个侧面(33)中的凹口(35),并且肋(36)位于凹口(35)的每一侧。 插头(13)具有大致圆柱形的杆(41),其直径接近脊(32)的一侧(33)的长度。 直径相对的突片(45)定位在杆(41)上。 通过将突片(45)与脊(32)的角部(34)对准,杆(41)可以穿过开口(21)。 然后旋转插头(13)允许突片(45)穿过肋(36)并穿过相对的凹口(35)。
    • 4. 发明授权
    • I2C bus switching devices interspersed between I2C devices
    • I2C总线交换设备散布在I2C设备之间
    • US06725320B1
    • 2004-04-20
    • US09779364
    • 2001-02-08
    • Michael Anton BarenysRobert Allan FaustJoel Gerald Goodwin
    • Michael Anton BarenysRobert Allan FaustJoel Gerald Goodwin
    • G06F1300
    • G06F13/4022
    • A bus switch module for use in a bus such as an I2C bus is provided. In one embodiment, the switch module includes a control unit and a switch. The control unit includes an input for receiving instructions from a bus driver as to whether to close or open the switch. The switch includes a first and a second data connection which connect the switch to a first and a second segment of the bus and includes a control input for receiving commands from the control unit. The control unit opens and closes the switch in response to instructions received from the bus driver and signals received in the first data connection are passed to the second data connection only when the switch is closed in response to a command from the control unit.
    • 提供了一种用于诸如I2C总线的总线的总线开关模块。 在一个实施例中,开关模块包括控制单元和开关。 控制单元包括用于从总线驱动器接收关于是否关闭或打开开关的指令的输入。 开关包括将开关连接到总线的第一和第二段的第一和第二数据连接,并且包括用于从控制单元接收命令的控制输入。 控制单元响应于从总线驱动器接收的指令来打开和关闭开关,并且仅当响应于来自控制单元的命令关闭开关时,才将第一数据连接中接收到的信号传递到第二数据连接。
    • 6. 发明授权
    • Address type determination for an I2C EEPROM
    • US06334165B1
    • 2001-12-25
    • US09436107
    • 1999-11-08
    • Michael Anton BarenysWilliam Eldred BeebeRobert Allan FaustJoel G. Goodwin
    • Michael Anton BarenysWilliam Eldred BeebeRobert Allan FaustJoel G. Goodwin
    • G06F1200
    • G06F12/0684G11C16/08G11C2216/30
    • A method, system, and computer program product are disclosed for determining the address type of a serial EEPROM in an electronic system. The method includes reading data from at least one location of the EEPROM for a first time and saving the data for future reference. Thereafter, a sequence of transactions is executed that alters the contents of the EEPROM in a prescribed manner if the EEPROM is of a first type. The sequence of transaction leaves the EEPROM in an unaltered state if the EEPROM is of a second type. Data is then read from at least one location of the EEPROM for a second time. The location of the data read from the EEPROM the second time is the same as the location of the data read the first time if the EEPROM is of the first type. The data read the first time and the data read the second time are then compared. If it is determined that the data read the second time does not differ in the prescribed manner from the data read the first time, the type of the EEPROM is identified as the second type. In one embodiment, the indicate steps are repeated to achieve additional assurance that type of the EEPROM is the first type if it is determined that the data read the second time differs in the prescribed manner from the data read the first time. In one embodiment, reading data from the EEPROM for the first time includes, writing an initial byte to the EEPROM for a first time to set the address pointer to a known state if the EEPROM is of the first type. In one embodiment, the sequence of transactions include writing two bytes to the EEPROM, wherein the value of the first of the two bytes is the value of the initial byte written to the EEPROM. In one embodiment, the method includes, prior to reading data from the EEPROM for the first time writing two bytes to the EEPROM if is determined that the EEPROM is configured with an address type indicator field, where the two bytes comprise the 2-byte address of the indicator field in an EEPROM of the second type. In this embodiment, the two bytes of address type indicator information are read from the EEPROM. The contents of the two bytes are indicative of the address type of the EEPROM.
    • 7. 发明授权
    • Polling of failed devices on an I.sup.2 C bus
    • 轮询I2C总线上的故障设备
    • US6145036A
    • 2000-11-07
    • US163918
    • 1998-09-30
    • Michael Anton BarenysCurtis Ray GenzJoel Gerard GoodwinForrest Clifton Gray
    • Michael Anton BarenysCurtis Ray GenzJoel Gerard GoodwinForrest Clifton Gray
    • G06F13/42G06F13/00G06F11/00
    • G06F13/4291
    • Polling of devices on an inter-IC (I.sup.2 C) is provided. An expansion processor resides on a primary I.sup.2 C bus. The expansion processor is coupled to a plurality of I.sup.2 C sub-buses each of which may host a plurality of I.sup.2 C devices. Data is transferred between the expansion processor and the plurality of I.sup.2 C devices via the corresponding sub-bus according to an I.sup.2 C protocol. Data transfer is in response to a request initiated by a bus master on the primary I.sup.2 C bus. The bus master communicates with a target device residing on one of the sub-buses by addressing the expansion processor. The bus master informs the expansion processor of the target device by sending the expansion processor a number of the sub-bus on which the target device resides, and an address of the target device. A data stream bound for the target device is directed to the expansion processor which then echos it to the target device. Likewise, a data stream bound from the target device to the bus master on the primary I.sup.2 C bus is transmitted to the expansion processor which then echos it to the bus master. Each of the target devices on the sub-bus can be polled to determine if they have failed. Failure of a device only affects operation of its sub-bus.
    • 提供IC(ICI)设备轮询。 扩展处理器驻留在主I2C总线上。 扩展处理器耦合到多个I2C子总线,每个子副总线可以承载多个I2C设备。 根据I2C协议,数据通过相应的副总线在扩展处理器和多个I2C设备之间传输。 数据传输是响应由主I2C总线上的总线主机发起的请求。 总线主机通过寻址扩展处理器与位于其中一个子总线上的目标设备进行通信。 总线主机通过向扩展处理器发送目标设备所在的子总线数目和目标设备的地址来通知目标设备的扩展处理器。 绑定到目标设备的数据流被引导到扩展处理器,然后该扩展处理器回到目标设备。 同样,在主I2C总线上从目标设备绑定到总线主机的数据流被传输到扩展处理器,然后该扩展处理器回到总线主机。 可以轮询子总线上的每个目标设备,以确定它们是否出现故障。 设备故障只影响其子总线的运行。
    • 8. 发明申请
    • Container for a blender
    • 搅拌机容器
    • US20060187749A1
    • 2006-08-24
    • US11410687
    • 2006-04-24
    • Brent MillerRichard BoozerMichael Anton
    • Brent MillerRichard BoozerMichael Anton
    • A47J43/046
    • A47J43/046A47J43/0722A47J43/0727
    • A container (15) for a blender (10) includes a bottom surface (16) having a non-symmetrically shaped perimeter. A side wall (17) extends upwardly from the perimeter of the bottom surface (16). A mixing blade assembly (20) having a plurality of blades (21) is located above the bottom surface (16) and is rotatable on an axis which is displaced from the center of the bottom surface (10). Nonuniform spaces (25, 26) are thus created between the ends of the blades (21) and the side wall (17). The bottom surface (16) is inclined at an angle relative to the plane normal to the axis of rotation of the blade assembly (20), and it, as well as the side wall (17), may be provided with a plurality of spaced vanes (31, 32).
    • 用于混合器(10)的容器(15)包括具有非对称形状的周边的底表面(16)。 侧壁(17)从底表面(16)的周边向上延伸。 具有多个叶片(21)的混合叶片组件(20)位于底表面(16)的上方,并可在从底表面(10)的中心位移的轴上旋转。 因此,在叶片(21)的端部和侧壁(17)的端部之间产生不均匀的空间(25,26)。 底面(16)相对于与叶片组件(20)的旋转轴线垂直的平面倾斜一定角度,并且其以及侧壁(17)可以设置有多个间隔开的 叶片(31,32)。
    • 9. 发明授权
    • I2C device including bus switches and programmable address
    • I2C器件包括总线开关和可编程地址
    • US07085863B2
    • 2006-08-01
    • US10698065
    • 2003-10-30
    • Michael Anton BarenysStephan Otis BroylesRobert Allan FaustJoel Gerard Goodwin
    • Michael Anton BarenysStephan Otis BroylesRobert Allan FaustJoel Gerard Goodwin
    • G06F13/00G06F11/07
    • G06F13/4286
    • An I2C device is disclosed that includes a main I2C section, bus switches, switch logic, and address logic as part of the I2C device. The I2C device is coupled to an I2C bus for communicating with other I2C devices and an I2C bus controller that is also on the I2C bus. The switch logic controls a current position of the switches. The I2C device is coupled to the I2C bus utilizing the switches. The switches control whether the main I2C section, the address logic, the switch logic, or a combination of the main I2C section, address logic, and switch logic is currently coupled to I2C bus. The switches also can be used, if desired to remove from the buss all devices that are downstream from a given device containing switches. The address logic is used to receive and store the address of the I2C device. The I2C device will respond to the address that is stored in its address logic.
    • 公开了一种包括主I 2 C部分,总线开关,开关逻辑和作为I 2 2 C部分的地址逻辑的I < SUP> C设备。 I 2 C装置耦合到I 2 C总线,用于与其他I 2 C装置通信,以及I < / SUP> C总线控制器,也在I 2 C总线上。 开关逻辑控制开关的当前位置。 使用开关将I 2 SUPER C装置耦合到I 2 C总线。 开关控制主I 2 S区段,地址逻辑,开关逻辑或主I 2 SUP区段,地址逻辑和开关逻辑的组合 目前与I C> C总线相连。 如果需要从交换机的给定设备下游的所有设备中删除所有设备,也可以使用交换机。 地址逻辑用于接收和存储I 2 C设备的地址。 I 2 C设备将响应存储在其地址逻辑中的地址。
    • 10. 发明授权
    • Method for isolating an I2C bus fault using self bus switching device
    • 使用自总线开关器件隔离I2C总线故障的方法
    • US06769078B2
    • 2004-07-27
    • US09779368
    • 2001-02-08
    • Michael Anton BarenysRobert Allan FaustJoel Gerald Goodwin
    • Michael Anton BarenysRobert Allan FaustJoel Gerald Goodwin
    • G06F1100
    • G06F11/221
    • A method system, and computer program product for determining the source of a fault within a bus, such as, for example, an inter integrated circuit (I2C) bus is provided. In one embodiment, a bus driver monitors the bus for faults. If a fault occurs on the bus, the bus driver resets each switch on the bus and then turns on the first switch connected to the bus driver. If the fault is encountered after turning on the first switch, then it is determined that the fault was caused by either the first switch, a device connected to the bus as a result of turning on the first switch, or one of the bus connectors just switched on as a result of turning on the first switch. If the fault is not encountered, the next switch is turned on and the process is repeated until the fault is encountered. The fault when encountered will be caused by either the most recently turned on switch or a device or bus connectors switched in by the turning on of the last switch. Thus, the fault can be isolated to a few devices, switches, or bus connections rather than the large number of potential devices, switches, or bus connections that could have potentially caused the fault.
    • 提供了一种用于确定总线内的故障源(例如,集成电路(I2C)总线)的方法,系统和计算机程序产品。 在一个实施例中,总线驱动器监视总线的故障。 如果总线上出现故障,总线驱动程序会复位总线上的每个开关,然后打开连接到总线驱动器的第一个开关。 如果在打开第一个开关后遇到故障,则确定故障是由第一开关,连接到总线的设备由于打开第一个开关而导致的,或者总线连接器之一 作为打开第一个开关的结果打开。 如果没有遇到故障,下一个开关打开,重复该过程,直到遇到故障。 遇到的故障将由最近打开的开关或通过最后一个开关导通而切换的设备或总线连接器引起。 因此,故障可以隔离到几个设备,交换机或总线连接,而不是可能潜在地导致故障的大量潜在设备,交换机或总线连接。