会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Semiconductor devices and their manufacture
    • 半导体器件及其制造
    • US06780714B2
    • 2004-08-24
    • US10227672
    • 2002-08-26
    • Mark A. GajdaMichael A. A. in 't ZandtErwin A. Hijzen
    • Mark A. GajdaMichael A. A. in 't ZandtErwin A. Hijzen
    • H01L21336
    • H01L29/7813H01L29/0696H01L29/1095H01L29/402H01L29/407H01L29/4238H01L29/7811
    • In a cellular power MOSFET or other semiconductor device, a wide connection across the perimeter of an active device area (120) is replaced with a plurality of narrower conducting fingers (111). The fingers (11) are used as follows in providing a doped edge region (15a) that is required below the connection (110). Dopant (150,151) is implanted at spaces (112) between and beside the fingers (111) and is diffused to form a single continuous region (15a) extending beneath the fingers (111) and at the spaces (112) therebetween. This doped edge region (15a) may be, for example, a deep guard ring in an edge termination of a power MOSFET, or an extension of its channel-accommodating region (15). A trench-gate network (11) of the MOSFET can be connected by the conducting fingers to a gate bond pad and/or field plate (114).
    • 在蜂窝功率MOSFET或其它半导体器件中,穿过有源器件区域(120)的周边的宽连接被多个较窄的导电指状物(111)代替。 在提供在连接(110)下方所需的掺杂边缘区域(15a)的情况下,如下使用指状物(11)。 掺杂剂(150,151)注入在指状物(111)之间和旁边的空间(112)处,并且被扩散以形成在指状物(111)下方和其间的空间(112)处延伸的单个连续区域(15a)。 该掺杂边缘区域(15a)可以是例如功率MOSFET的边缘终端中的深保护环或其沟道容纳区域(15)的延伸部。 MOSFET的沟槽栅极网络(11)可以通过导电指连接到栅极接合焊盘和/或场板(114)。
    • 6. 发明授权
    • Trench-gate transistors and their manufacture
    • 沟槽栅晶体管及其制造
    • US07361555B2
    • 2008-04-22
    • US10591352
    • 2005-02-28
    • Gerrit E. J. KoopsMichael A. A. In 'T Zandt
    • Gerrit E. J. KoopsMichael A. A. In 'T Zandt
    • H01L21/336
    • H01L29/7813H01L29/407H01L29/42368H01L29/511H01L29/513H01L29/518H01L29/7811
    • A trench-gate transistor has an integral first layer of silicon dioxide extending from the upper surface of the semiconductor body over top corners of each cell array trench. The integral first layer also provides a thin gate dielectric insulating layer for a thick gate electrode and the integral first layer also provides a first part of a stack of materials which constitute a thick trench sidewall insulating layer for a thin field plate. Consistent with an example embodiment, there is a method of manufacture. A hardmask used to etch the trenches is removed before providing the silicon dioxide layer. The layer is then protected by successive selective etching of the oxide layer and the nitride layer in the upper parts of the trenches. After the gate electrodes are provided, layers for the channel accommodating regions and source regions may be formed through the oxide layer on the upper surface.
    • 沟槽栅晶体管具有从半导体主体的上表面延伸到每个单元阵列沟槽的顶角上的整体的二氧化硅层。 积分第一层还提供了用于厚栅电极的薄栅介质绝缘层,并且整体第一层还提供构成用于薄场板的厚沟槽侧壁绝缘层的材料堆叠的第一部分。 与示例性实施例一致,存在制造方法。 在提供二氧化硅层之前去除用于蚀刻沟槽的硬掩模。 然后通过对沟槽上部的氧化物层和氮化物层的连续选择性蚀刻来保护该层。 在设置栅电极之后,可以通过上表面上的氧化物层形成用于沟道容纳区和源极区的层。