会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Method and apparatus for network load balancing using indirection RAM during classification
    • 分类过程中使用间接RAM进行网络负载平衡的方法和装置
    • US08169915B1
    • 2012-05-01
    • US12239118
    • 2008-09-26
    • Venkata RangavajjhalaMarc A. Schaub
    • Venkata RangavajjhalaMarc A. Schaub
    • H04J1/16
    • H04L45/125H04L45/7453
    • An apparatus and a method for load balancing across multiple routes using an indirection table and hash function during a process of packet classification are disclosed. A network device such as a router includes a memory, a hash component, and a result memory. The memory is referred to as an indirection random access memory (“RAM”), is capable of storing information regarding number of paths from source devices to destination devices. The memory, in one embodiment, provides a base index value and a range number indicating the number of paths associated with the base index value. The hash component generates a hash index in response to the base index value and the range number. Upon generation of hash index, the result memory identifies a classification result in response to the hash index.
    • 公开了一种在分组过程中使用间接表和散列函数在多个路由之间进行负载平衡的装置和方法。 诸如路由器的网络设备包括存储器,散列组件和结果存储器。 存储器被称为间接随机存取存储器(“RAM”),能够存储关于从源设备到目的地设备的路径数量的信息。 在一个实施例中,存储器提供基本索引值和指示与基本索引值相关联的路径的数量的范围号。 哈希组件响应于基本索引值和范围数量生成哈希索引。 在生成散列索引时,结果存储器响应于散列索引识别分类结果。
    • 3. 发明申请
    • Controller and Fabric Performance Testing
    • 控制器和织物性能测试
    • US20120046930A1
    • 2012-02-23
    • US12860668
    • 2010-08-20
    • Marc A. SchaubShun Wai GoSukalpa BiswasTimothy J. Millet
    • Marc A. SchaubShun Wai GoSukalpa BiswasTimothy J. Millet
    • G06F17/50
    • G06F17/5022
    • In an embodiment, a model may be created using a register-transfer level (RTL) representation (or other cycle-accurate representation) of the controller and the circuitry in the communication fabric to the controller. The request sources may be replaced by transactors, which may generate transactions to test the performance of the fabric and controller. Accordingly, only the designs of the controller and the fabric circuitry may be needed to model performance in this embodiment. In an embodiment, at least some of the transactors may be behavioral transactors that attempt to mimic the operation of corresponding request sources. Other transactors may be statistical distributions, in some embodiments. In an embodiment, the transactors may include a transaction generator (e.g. behavioral or statistical) and a protocol translator configured to convert generated transactions to the communication protocol in use at the point that the transactor is connected to the fabric.
    • 在一个实施例中,可以使用控制器的寄存器传送级(RTL)表示(或其他周期精确表示)以及到控制器的通信结构中的电路来创建模型。 请求源可以被交易者代替,交易者可以生成事务来测试结构和控制器的性能。 因此,在该实施例中,仅需要控制器和结构电路的设计来建模性能。 在一个实施例中,至少一些事务者可以是尝试模拟相应请求源的操作的行为事务者。 在一些实施例中,其他交易者可以是统计分布。 在一个实施例中,事务处理器可以包括交易发生器(例如行为或统计)和协议转换器,其被配置为在交易者连接到该结构的点处将生成的交易转换为使用中的通信协议。
    • 4. 发明授权
    • Method and apparatus for providing line rate netflow statistics gathering
    • 提供线速网流统计收集的方法和装置
    • US07855967B1
    • 2010-12-21
    • US12239041
    • 2008-09-26
    • Venkata RangavajjhalaMarc A. Schaub
    • Venkata RangavajjhalaMarc A. Schaub
    • H04J1/16H04J3/14G06F13/28G06F15/173
    • H04L43/026H04L43/14
    • An apparatus and method for using a direct memory access (“DMA”) to facilitate netflow statistics are disclosed. A network device such as a router or a switch, in one embodiment, includes a statistic component, a local memory, and a memory access controller. The statistic component is configured to gather information relating to net usage from packet flows or netflows in response to corresponding index values or tags. While the local memory such as a cache provides the index values or tags assignable to packet flows, the memory access controller such as a DMA transfers at least a portion of the index values or tags between the local memory and a main memory for enhancing capacity of the local memory.
    • 公开了一种使用直接存储器访问(“DMA”)来促进净流统计的装置和方法。 在一个实施例中,诸如路由器或交换机的网络设备包括统计组件,本地存储器和存储器访问控制器。 统计组件被配置为响应于相应的索引值或标签从分组流或网络流收集与净使用有关的信息。 虽然诸如高速缓存的本地存储器提供可分配给分组流的索引值或标签,但诸如DMA之类的存储器访问控制器传送本地存储器和主存储器之间的索引值或标签的至少一部分,以增强 本地记忆。
    • 5. 发明授权
    • Controller and fabric performance testing
    • 控制器和面料性能测试
    • US08489376B2
    • 2013-07-16
    • US12860668
    • 2010-08-20
    • Marc A. SchaubShun Wai GoSukalpa BiswasTimothy J. Millet
    • Marc A. SchaubShun Wai GoSukalpa BiswasTimothy J. Millet
    • G06F17/50G06F13/00
    • G06F17/5022
    • In an embodiment, a model may be created using a register-transfer level (RTL) representation (or other cycle-accurate representation) of the controller and the circuitry in the communication fabric to the controller. The request sources may be replaced by transactors, which may generate transactions to test the performance of the fabric and controller. Accordingly, only the designs of the controller and the fabric circuitry may be needed to model performance in this embodiment. In an embodiment, at least some of the transactors may be behavioral transactors that attempt to mimic the operation of corresponding request sources. Other transactors may be statistical distributions, in some embodiments. In an embodiment, the transactors may include a transaction generator (e.g. behavioral or statistical) and a protocol translator configured to convert generated transactions to the communication protocol in use at the point that the transactor is connected to the fabric.
    • 在一个实施例中,可以使用控制器的寄存器传送级(RTL)表示(或其他周期精确表示)以及到控制器的通信结构中的电路来创建模型。 请求源可以被交易者代替,交易者可以生成事务来测试结构和控制器的性能。 因此,在该实施例中,仅需要控制器和结构电路的设计来建模性能。 在一个实施例中,至少一些交易者可以是尝试模拟相应请求源的操作的行为交易者。 在一些实施例中,其他交易者可以是统计分布。 在一个实施例中,事务处理器可以包括交易发生器(例如行为或统计)和协议转换器,其被配置为在交易者连接到该结构的点处将生成的交易转换为使用中的通信协议。