会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Filter for digitally processing an analog input signal with analog feedback
    • 用模拟反馈数字处理模拟输入信号的滤波器
    • US06954160B1
    • 2005-10-11
    • US10821465
    • 2004-04-09
    • William A. BurklandJonathan S. McCalmont
    • William A. BurklandJonathan S. McCalmont
    • H03M3/00
    • H03H17/04H03H17/0289
    • A filter is described for digitally processing an analog input signal with analog feedback. In one example, the filter uses a topology similar to a second order universal filter block and includes a signal combiner for producing an analog output signal based upon an analog input signal and one or more analog feedback signals. An analog to digital converter processes the analog output signal into a digital data stream which is digitally processed to produce one or more digital output signals which are converted to one or more analog feedback signals. The digital processing can include a bandpass transfer function and a lowpass transfer function. The filter may be implemented in mixed-signal CMOS using standard CMOS processing techniques.
    • 描述了一种用于通过模拟反馈数字处理模拟输入信号的滤波器。 在一个示例中,滤波器使用类似于二阶通用滤波器块的拓扑,并且包括用于基于模拟输入信号和一个或多个模拟反馈信号产生模拟输出信号的信号组合器。 模数转换器将模拟输出信号处理成数字数据流,数字数据流被数字处理以产生一个或多个数字输出信号,该数字输出信号被转换成一个或多个模拟反馈信号。 数字处理可以包括带通传递函数和低通传递函数。 滤波器可以使用标准CMOS处理技术在混合信号CMOS中实现。
    • 2. 发明授权
    • Bi-directional bus level translator
    • 双向总线电平转换器
    • US06822480B1
    • 2004-11-23
    • US10654283
    • 2003-09-02
    • Jonathan S. McCalmont
    • Jonathan S. McCalmont
    • H03K190175
    • H04L25/24H03K19/018592
    • A circuit is provided to transfer data between a first data bus section operating on a first supply voltage and a second data bus section operating on a second, different supply voltage. The circuit includes a first circuit path and a second circuit path each coupled to receive a data signal from one data bus section and to drive the other data bus section. Each of the first and second circuit paths includes a delay circuit, a flip flop, a logic circuit providing an AND function and an output driver circuit. In operation, when the data signal received on one of the first and second data bus sections has a first logical value, an output driver signal of the respective circuit path is asserted and the output driver circuit drives the other data bus section to the first logical value in response to the output driver signal.
    • 提供电路以在以第一电源电压工作的第一数据总线部分和在第二不同电源电压下工作的第二数据总线部分之间传送数据。 电路包括第一电路路径和第二电路路径,每个路径被耦合以从一个数据总线部分接收数据信号并驱动另一个数据总线部分。 第一和第二电路路径中的每一个包括延迟电路,触发器,提供AND功能的逻辑电路和输出驱动器电路。 在操作中,当在第一和第二数据总线部分之一上接收的数据信号具有第一逻辑值时,确定各个电路路径的输出驱动器信号,并且输出驱动器电路将另一个数据总线部分驱动到第一逻辑 响应于输出驱动器信号的值。