专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4191899A Voltage variable integrated circuit capacitor and bootstrap driver circuit 失效
标题翻译：电压可变集成电路电容和自举驱动电路
公开(公告)号：US4191899A
公开(公告)日：1980-03-04
申请号：US811028
申请日：1977-06-29
申请人： James J. Tomczak , Richard N. Wilson
发明人： James J. Tomczak , Richard N. Wilson
IPC分类号： H01L27/04 , H01L21/331 , H01L21/822 , H01L27/07 , H01L27/08 , H01L29/73 , H01L29/93 , H03K19/013 , H03K19/018 , H03K19/082 , H03K19/08 , H01L29/92 , H03K19/36
CPC分类号： H01L27/0808 , H01L27/0777 , H01L29/93 , H03K19/013 , H03K19/01806
摘要： An integrated circuit junction capacitor is formed using conventional bipolar transistor technology. Voltage variable capacitance is provided by a reverse biased emitter-base junction and parasitic collector-base capacitance is isolated from the emitter-base capacitance by maintaining the base-collector junction in a reverse biased condition. A bootstrapped driver circuit is also described in which bootstrap current is provided by a transistor-like structure in which an internal load capacitance enables circuit performance to remain substantially constant under various driven load conditions.
摘要翻译：使用传统的双极晶体管技术形成集成电路结电容器。电压可变电容由反向偏置的发射极 - 基极结提供，并且寄生的集电极 - 基极电容通过将基极 - 集电极结保持在反向偏置状态而与发射极 - 基极电容隔离。还描述了自举驱动器电路，其中自举电流由晶体管状结构提供，其中内部负载电容使电路性能在各种驱动负载条件下保持基本上恒定。

2. 发明授权

US5239481A Method for measuring pulse distortion 失效
标题翻译：测量脉冲失真的方法
公开(公告)号：US5239481A
公开(公告)日：1993-08-24
申请号：US752394
申请日：1991-08-30
申请人： Thomas W. Brooks , Paul T. Gutwin , Caryn G. Melrose , Frank A. Nemec, Jr. , James J. Tomczak
发明人： Thomas W. Brooks , Paul T. Gutwin , Caryn G. Melrose , Frank A. Nemec, Jr. , James J. Tomczak
IPC分类号： G01R29/027
CPC分类号： G01R29/0273
摘要： A method for measuring pulse distortion in a digital logic design. A digital logic block of interest is divided into its component primary logic functions. The pulse width distortion characteristics are determined for each primary logic function. The pulse width distortion characteristics are used to develop values representing the minimum pulse width required to guarantee full pulse amplitude propagation through each primary logic function. Thus, pulse distortion is characterized in terms of both width and amplitude components. Pulse width distortion for the entire logic block is then determined by following each logic path through the logic block and statistically summing the pulse width distortion characteristics for each occurrence of each primary logic function in the logic path. Pulse amplitude integrity is checked at the input to each primary logic function by referencing the pre-calculated values for minimum pulse width required to guarantee full pulse amplitude propagation through the primary logic function.
摘要翻译：一种用于测量数字逻辑设计中的脉冲失真的方法。感兴趣的数字逻辑块被分为其组成的主要逻辑功能。确定每个主要逻辑功能的脉冲宽度失真特性。脉冲宽度失真特性用于显示表示通过每个主要逻辑功能保证全脉冲幅度传播所需的最小脉冲宽度的值。因此，脉冲失真以宽度和振幅分量为特征。然后通过跟随通过逻辑块的每个逻辑路径来确定整个逻辑块的脉冲宽度失真，并且对逻辑路径中的每个主要逻辑功能的每次出现的脉冲宽度失真特性进行统计学上的求和。在每个主要逻辑功能的输入端检查脉冲幅度完整性，参考通过主要逻辑功能保证全脉冲幅度传播所需的最小脉冲宽度的预先计算值。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式