专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08766605B2 Bridgeless PFC converter and the method thereof 有权
标题翻译：无桥PFC转换器及其方法
公开(公告)号：US08766605B2
公开(公告)日：2014-07-01
申请号：US13310306
申请日：2011-12-02
申请人： Yuancheng Ren , Bo Zhang , Miao Lei , Junming Zhang , James C Moyer , Eric Yang
发明人： Yuancheng Ren , Bo Zhang , Miao Lei , Junming Zhang , James C Moyer , Eric Yang
IPC分类号： H02M7/17
CPC分类号： H02M1/4225 , H02M3/1584 , Y02B70/126 , Y02P80/112
摘要： A bridgeless PFC (power factor correction) converter with improved efficiency is disclosed. The bridgeless PFC converter comprises: a first input terminal and a second input terminal configured to receive an input AC signal; an output terminal; an inductor set comprising N inductors, wherein a first terminal of each inductor is coupled to the first input terminal; and an output stage comprising (N+1) switching circuits coupled between the output terminal and a ground node.
摘要翻译：公开了一种提高效率的无桥PFC（功率因数校正）转换器。无桥PFC转换器包括：第一输入端和第二输入端，被配置为接收输入的AC信号; 输出端子; 包括N个电感器的电感器组，其中每个电感器的第一端子耦合到所述第一输入端子; 以及输出级，其包括耦合在输出端子和接地节点之间的（N + 1）个开关电路。

2. 发明申请

US20120139505A1 Bridgeless PFC Converter and the Method Thereof 有权
标题翻译：无桥PFC转换器及其方法
公开(公告)号：US20120139505A1
公开(公告)日：2012-06-07
申请号：US13310306
申请日：2011-12-02
申请人： Yuancheng Ren , Bo Zhang , Miao Lei , Junming Zhang , James C. Moyer , Eric Yang
发明人： Yuancheng Ren , Bo Zhang , Miao Lei , Junming Zhang , James C. Moyer , Eric Yang
IPC分类号： G05F1/70
CPC分类号： H02M1/4225 , H02M3/1584 , Y02B70/126 , Y02P80/112
摘要： A bridgeless PFC (power factor correction) converter with improved efficiency is disclosed. The bridgeless PFC converter comprises: a first input terminal and a second input terminal configured to receive an input AC signal; an output terminal; an inductor set comprising N inductors, wherein a first terminal of each inductor is coupled to the first input terminal; and an output stage comprising (N+1) switching circuits coupled between the output terminal and a ground node.
摘要翻译：公开了一种提高效率的无桥PFC（功率因数校正）转换器。无桥PFC转换器包括：第一输入端和第二输入端，被配置为接收输入的AC信号; 输出端子; 包括N个电感器的电感器组，其中每个电感器的第一端子耦合到所述第一输入端子; 以及输出级，其包括耦合在输出端子和接地节点之间的（N + 1）个开关电路。

3. 发明申请

US20120049741A1 CURRENT BALANCE SCHEME FOR DRIVING LED STRINGS AND THE METHOD THEREOF 审中-公开
标题翻译：目前用于驱动LED灯的平衡方案及其方法
公开(公告)号：US20120049741A1
公开(公告)日：2012-03-01
申请号：US13216205
申请日：2011-08-23
申请人： Zhijun Ye , Yuancheng Ren , Lei Du , Naixing Kuang , Kaiwei Yao , James C. Moyer , Eric Yang
发明人： Zhijun Ye , Yuancheng Ren , Lei Du , Naixing Kuang , Kaiwei Yao , James C. Moyer , Eric Yang
IPC分类号： H05B37/02
CPC分类号： H05B33/0815 , G09G3/3406 , G09G2330/02 , G09G2330/021 , H05B33/0827 , Y02B20/341
摘要： A current balance scheme for driving LED strings is disclosed. A power supply unit provides a driving voltage to drive a plurality of LED strings. A feedback selector is configured to select a minimum feedback signal indicative of the driving voltage to the power supply unit for regulating the driving voltage. Based on the minimum feedback signal, the driving voltage gets a minimum value to sufficiently drive the plurality of LED strings. A protection circuit is configured to protect the current balance circuit from high voltage especially when there is a shorted LED string.
摘要翻译：公开了用于驱动LED串的电流平衡方案。电源单元提供驱动电压以驱动多个LED串。反馈选择器被配置为选择表示用于调节驱动电压的电源单元的驱动电压的最小反馈信号。基于最小反馈信号，驱动电压达到最小值以充分驱动多个LED串。保护电路被配置为保护电流平衡电路免受高压，特别是当存在短路的LED串时。

4. 发明授权

US08054655B2 Tail current control of isolated converter and apparatus thereof 有权
标题翻译：隔离变换器的尾电流控制及其装置
公开(公告)号：US08054655B2
公开(公告)日：2011-11-08
申请号：US12264207
申请日：2008-11-03
申请人： James C. Moyer , Kaiwei Yao , Yuxin Li , Junming Zhang , Huanyu Lu
发明人： James C. Moyer , Kaiwei Yao , Yuxin Li , Junming Zhang , Huanyu Lu
IPC分类号： H02M3/335
CPC分类号： H02M3/33592 , Y02B70/1475
摘要： An inventive isolated converter which exempts the auxiliary isolation devices with accurate voltage regulation is disclosed. The converter includes the primary side circuit with a primary controller controlling the on and off of the primary switch and a secondary side circuit with a secondary controller controlling the on and off of the secondary synchronous rectifier. The isolated converter uses the secondary controller to turn on the secondary synchronous rectifier after the secondary current decreases to zero to generate a negative tail current and turns off the secondary synchronous rectifier at a reference tail current peak value to generate a reflected negative current at the primary side circuit for turning on the primary switch.
摘要翻译：公开了一种免除具有精确电压调节的辅助隔离装置的本发明的隔离转换器。转换器包括初级侧电路，其中主控制器控制主开关的导通和关断;以及次级侧电路，其次级控制器控制次同步整流器的导通和关断。在二次电流下降到零以后，隔离转换器使用次级控制器接通次级同步整流器，以产生负尾电流，并以参考尾电流峰值关断次同步整流器，以在初级电流产生反射负电流打开主开关的侧面电路。

5. 发明授权

US07880397B2 Method for starting a discharge lamp using high energy initial pulse 失效
标题翻译：使用高能初始脉冲启动放电灯的方法
公开(公告)号：US07880397B2
公开(公告)日：2011-02-01
申请号：US11839174
申请日：2007-08-15
申请人： Timothy J. Rust , James C. Moyer , David Joseph Christy
发明人： Timothy J. Rust , James C. Moyer , David Joseph Christy
IPC分类号： H05B37/02
CPC分类号： H05B41/2824 , H05B41/2827 , H05B41/2828 , Y02B20/186
摘要： The described DC to AC inverter efficiently controls the amount of electrical power used to drive a cold cathode fluorescent lamp (CCFL). Additionally, during striking of the CCFL, a higher energy initial energy pulse is used. During normal operation, a lower energy pulse is used.
摘要翻译：所描述的直流到交流逆变器有效地控制用于驱动冷阴极荧光灯（CCFL）的电力量。另外，在CCFL打击期间，使用更高能量的初始能量脉冲。在正常工作期间，使用较低的能量脉冲。

6. 发明授权

US5737170A Thermal shutdown circuit using a pair of scaled transistors 失效
标题翻译：热关断电路使用一对定标晶体管
公开(公告)号：US5737170A
公开(公告)日：1998-04-07
申请号：US313480
申请日：1994-09-27
申请人： James C. Moyer
发明人： James C. Moyer
IPC分类号： H02H5/04
CPC分类号： H02H5/044
摘要： The base of a thermal shutdown bipolar transistor having a V.sub.BE(on) which decreases with increasing temperature is biased with a bias voltage V.sub.PTATbias which increases proportionally with increasing absolute temperature. By supplying the base of the thermal shutdown transistor with a bias voltage V.sub.PTATbias which increases with increasing temperature rather than a bias voltage that remains constant or decreases with increasing temperature, the temperature at which the thermal shutdown transistor turns on is made more predictable and the thermal shutdown transistor is made to turn on more sharply at a desired thermal shutdown temperature. The bias voltage V.sub.PTATbias may be generated by driving a current which increases proportionally with increasing absolute temperature across a resistor. Current sources employing feedback control loops are disclosed for generating such a current. Startup current sources are disclosed for starting control loop operation. A hysteresis circuit is disclosed which causes the thermal shutdown transistor to turn on at a relatively high temperature and to turn off at a relatively low temperature.
摘要翻译：具有随着温度升高而降低的VBE（on）的热关断双极晶体管的基极利用随着绝对温度的升高而成比例地增加的偏置电压VPTATbias而偏置。通过向热关断晶体管的基极提供具有随着温度升高而增加的偏置电压VPTATbias，而不是随着温度升高而保持恒定或降低的偏置电压，使热关断晶体管导通的温度变得更可预测，并且热使关断晶体管在所需的热关断温度下更快地导通。偏置电压VPTATbias可以通过驱动与跨越电阻器的绝对温度上升成比例地增加的电流来产生。公开了采用反馈控制回路的电流源来产生这样的电流。公开启动电流源用于启动控制环操作。公开了一种滞后电路，其导致热关断晶体管在相对较高的温度下导通，并在相对较低的温度下关断。

7. 发明授权

US5430403A Field effect transistor with switchable body to source connection 失效
标题翻译：具有可切换主体到源极连接的场效应晶体管
公开(公告)号：US5430403A
公开(公告)日：1995-07-04
申请号：US124133
申请日：1993-09-20
申请人： James C. Moyer , Harry J. Bittner
发明人： James C. Moyer , Harry J. Bittner
IPC分类号： H01L21/8234 , B29C35/08 , B29C67/00 , H01L27/088 , H01L29/10 , H01L29/78 , H03K17/08 , H03K17/0814 , H03K17/693 , H03K19/003 , H01L25/00 , H03K9/08
CPC分类号： H01L29/7816 , H01L29/1087 , H01L29/78 , H03K17/08142 , H03K17/693 , H01L29/7801 , H03K2217/0018
摘要： To avoid forward biasing the diodes within an N-channel transistor, the body and source of the N-channel transistor are switchably connected via a high-voltage FET. The gates of the N-channel transistor and high-voltage transistor are connected together so that both transistors are on or off simultaneously. When both transistors are on, the high-voltage transistor shorts the body and source of the N-channel transistor. When both transistors are off, the body and source of the N-channel transistor are disconnected and a third transistor couples the body to a reference potential. The N-channel transistor and high voltage transistor share a common body in a semiconductor substrate. The source of the N-channel transistor provides an output terminal for the circuit. A number of these devices, each connected to a different supply voltage, can be connected to the same output terminal and selectively energized to form a voltage multiplexer.
摘要翻译：为了避免在N沟道晶体管内向前偏置二极管，N沟道晶体管的主体和源极通过高压FET可切换地连接。 N沟道晶体管和高压晶体管的栅极连接在一起，使得两个晶体管同时导通或截止。当两个晶体管都导通时，高电压晶体管使N沟道晶体管的体和源极短路。当两个晶体管截止时，N沟道晶体管的主体和源极断开，第三晶体管将主体耦合到参考电位。 N沟道晶体管和高压晶体管共享半导体衬底中的共同体。 N沟道晶体管的源极为电路提供输出端子。每个连接到不同电源电压的这些设备可以连接到相同的输出端子并选择性地通电以形成电压复用器。

8. 发明授权

US5374844A Bipolar transistor structure using ballast resistor 失效
标题翻译：使用镇流电阻的双极晶体管结构
公开(公告)号：US5374844A
公开(公告)日：1994-12-20
申请号：US197658
申请日：1994-02-17
申请人： James C. Moyer
发明人： James C. Moyer
IPC分类号： H01L21/331 , H01L29/08 , H01L29/73 , H01L29/72
CPC分类号： H01L29/66303 , H01L29/0813 , H01L29/7304
摘要： A transistor structure incorporates a polysilicon layer which is doped with N-type dopants and is used as an emitter ballast resistor in an array of NPN transistors. In one embodiment, the polysilicon layer is also used as a diffusion source to form N-type emitter regions within a deep and high resistivity P-well, which acts as a relatively high value base ballast resistor for the transistor. In another embodiment, a standard base is used, contributing little base ballast resistance. A buried collector region carries collector current. Preferably, the emitter regions are formed as oblong strips. P-type base contact regions, also generally formed as oblong strips, are formed in the surface of this P-well parallel to the emitter regions. The dimensions of the base contact regions may be varied in order to achieve a constant base-emitter voltage along the entire length of each emitter strip. An emitter metal layer overlies the polysilicon layer and contacts the polysilicon layer through openings in an insulating layer. The resulting three dimensional structure in one embodiment thus incorporates a stacked collector region, base ballast resistor, base region, emitter regions, emitter ballast resistors, and emitter metal layer. In another embodiment, the same three dimensional structure results except that there is no base ballast resistor. Dimensions of the emitter metal layer and other metal layers may be adjusted so that the transistor structure has a trapezoidal shape and requires less silicon real estate.
摘要翻译：晶体管结构包含掺杂有N型掺杂剂的多晶硅层，并用作NPN晶体管阵列中的发射极镇流电阻器。在一个实施例中，多晶硅层也用作扩散源，以在深和高电阻率P阱内形成N型发射极区，其作为晶体管的相对高的基极镇流电阻。在另一个实施方案中，使用标准碱，贡献很小的抗基质耐压性。埋地集电极区域携带集电极电流。优选地，发射极区域形成为长方形条。通常形成为长方形的P型基极接触区域形成在平行于发射极区域的该P阱的表面中。可以改变基极接触区域的尺寸，以便沿着每个发射极条的整个长度实现恒定的基极 - 发射极电压。发射极金属层覆盖多晶硅层，并通过绝缘层中的开口与多晶硅层接触。因此，在一个实施例中得到的三维结构包括堆叠的集电极区域，基极镇流电阻器，基极区域，发射极区域，发射极镇流电阻器和发射极金属层。在另一个实施例中，除了没有基极镇流电阻之外，具有相同的三维结构结果。可以调节发射极金属层和其它金属层的尺寸，使得晶体管结构具有梯形形状并且需要较少的硅的不动产。

9. 发明授权

US07804254B2 Method and circuit for short-circuit and over-current protection in a discharge lamp system 失效
标题翻译：放电灯系统中短路和过流保护的方法和电路
公开(公告)号：US07804254B2
公开(公告)日：2010-09-28
申请号：US11407599
申请日：2006-04-19
申请人： Kaiwei Yao , James C. Moyer , Wei Chen
发明人： Kaiwei Yao , James C. Moyer , Wei Chen
IPC分类号： H05B37/02 , H02H7/122
CPC分类号： H05B41/2985
摘要： The method and circuit of the present invention provides short-circuit detection and protection in a discharge lamp system. The transformer's primary current is sensed and used to provide short-circuit protection of the secondary winding side or high voltage side. The system and method with the present invention provides short-circuit detection and protection even when the transformer's secondary winding is shorted.
摘要翻译：本发明的方法和电路在放电灯系统中提供短路检测和保护。变压器的初级电流被感测并用于提供次级绕组侧或高压侧的短路保护。本发明的系统和方法即使在变压器的次级绕组短路时也提供短路检测和保护。

10. 发明授权

US07323829B2 Minimizing bond wire power losses in integrated circuit full bridge CCFL drivers 失效
标题翻译：最大限度地减少集成电路全桥CCFL驱动器中的接合线功率损耗
公开(公告)号：US07323829B2
公开(公告)日：2008-01-29
申请号：US11205779
申请日：2005-08-16
申请人： James C. Moyer , Wei Chen
发明人： James C. Moyer , Wei Chen
IPC分类号： H05B37/02
CPC分类号： H05B41/2824 , Y10S315/07
摘要： A technique is described that reduces parasitic losses in circuits used to drive current through a load. An example of a system according to the technique includes four switches in series with five pins such that one pin is connected to ground. An example of an apparatus according to the technique may include four switches in series with two switches connected to ground and to a load and two switches connected to a power source. An example of a method according to the technique involves producing a voltage waveform having three phases.
摘要翻译：描述了减少用于驱动通过负载的电流的电路中的寄生损耗的技术。根据该技术的系统的示例包括与五个引脚串联的四个开关，使得一个引脚连接到地。根据该技术的装置的示例可以包括与连接到地的两个开关和连接到电源的两个开关串联的四个开关。根据该技术的方法的示例涉及产生具有三相的电压波形。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式