专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08073508B2 Slide module and mobile terminal having the same 有权
标题翻译：滑块模块和移动终端具有相同的功能
公开(公告)号：US08073508B2
公开(公告)日：2011-12-06
申请号：US11456504
申请日：2006-07-10
申请人： Byung-Duck Park , Keum-Chul Kim , Hun Heo
发明人： Byung-Duck Park , Keum-Chul Kim , Hun Heo
IPC分类号： H04M1/00 , H04M9/00 , G06F1/16 , H05K5/00 , H05K7/00
CPC分类号： H04M1/0237 , Y10T16/54028
摘要： A slide module includes a base, at least one rail receiving part is formed; a slider includes at least one rail part slidably and facing the base; and a friction reducing unit formed on at least one of the base and the slider to reduce friction generated when the slider is slidably moved over the base. The sliding operation can be more smoothly and silently performed.
摘要翻译：滑动模块包括基座，形成至少一个导轨接收部分; 滑块包括至少一个轨道部分，其可滑动地并面向基座; 以及摩擦减小单元，其形成在所述基部和所述滑块中的至少一个上，以减小当所述滑块可滑动地移动到所述基座上时产生的摩擦。滑动操作可以更顺利和默默地执行。

2. 发明申请

US20050190820A1 Bit down-scaling apparatus and method, GPS synchronization acquisition method, and GPS receiver 有权
标题翻译：比特缩小装置和方法，GPS同步采集方法和GPS接收机
公开(公告)号：US20050190820A1
公开(公告)日：2005-09-01
申请号：US11066844
申请日：2005-02-25
申请人： Jung-Hun Heo
发明人： Jung-Hun Heo
IPC分类号： G01S5/14 , G01S5/06 , H04B1/707
CPC分类号： H04B1/7075 , H04B2201/70707
摘要： The n-to-m bit down-scaling correlates a plurality of n-bit correlation integral values into a plurality of m-bit data (n>m). The n-bit correlation integral values are obtained by correlating global positioning system (GPS) signals with a plurality of expected codes. Upper (n−m+1) bits are selected from the n-bit correlation integral values, and (n−m+1)-bit estimated absolute values are obtained. A significant bit of a maximum value of the upper (n−m+1) bits of the estimated absolute values is selected. A scale level is obtained based on the significant bit of the maximum value. The n-bit correlation integral values are down-scaled into the m-bit data based on the scale level. The amount of n-bit correlation integral values is reduced into m-bit correlation integral values by the down-scaling method, and thereby reducing a size of the memory for storing the correlation integral values.
摘要翻译： n比特比特缩小将多个n比特相关积分值相关联成多个m比特数据（n> m）。通过将全球定位系统（GPS）信号与多个预期代码相关联来获得n位相关积分值。从n位相关积分值中选择上（n-m + 1）位，并且获得（n-m + 1）位估计绝对值。选择估计绝对值的上（n-m + 1）位的最大值的有效位。基于最大值的有效位获得比例级别。 n比特相关积分值根据比例级别缩小到m比特数据。通过缩小方法将n位相关积分值的量减少为m位相关积分值，从而减小用于存储相关积分值的存储器的大小。

3. 发明授权

US09870043B2 Memory device of adaptively calibrating timing margin and integrated circuit including the same 有权
公开(公告)号：US09870043B2
公开(公告)日：2018-01-16
申请号：US14611522
申请日：2015-02-02
申请人： Jong-Pil Lee , Su-Hyun Yun , Jae-Seung Choi , Jung-Hun Heo
发明人： Jong-Pil Lee , Su-Hyun Yun , Jae-Seung Choi , Jung-Hun Heo
IPC分类号： G06F1/00 , G06F1/26 , G06F1/32 , G06F13/00 , G11C7/08 , G11C7/10 , G11C11/419 , G11C5/14 , G11C7/04 , G11C7/22
CPC分类号： G06F1/3275 , G06F1/324 , G11C5/14 , G11C7/04 , G11C7/08 , G11C7/1045 , G11C7/22 , G11C11/419 , Y02D10/126 , Y02D10/14
摘要： An integrated circuit, a method of controlling an operation timing of a memory device, an application processor, and a power manager are provided. The application processor includes: a power manager configured to determine a first operating power level, from among a plurality of operating power levels, to determine a first timing margin corresponding to the first operating power level, to generate a first gray code signal indicating the first timing margin, and to output the first gray code signal; and a first memory device configured to adjust an operation timing according to the first timing margin indicated by the first gray code signal, wherein the power manager is configured to provide the first operating power level to the first memory device.

4. 发明申请

US20160111134A1 POWER PATH CONTROLLER OF A SYSTEM-ON-CHIP 有权
标题翻译：系统芯片的电力通道控制器
公开(公告)号：US20160111134A1
公开(公告)日：2016-04-21
申请号：US14813896
申请日：2015-07-30
申请人： Se-Ki KIM , Dae-Yong KIM , Dong-Hun HEO
发明人： Se-Ki KIM , Dae-Yong KIM , Dong-Hun HEO
IPC分类号： G11C5/14
CPC分类号： G11C5/147 , G11C5/143
摘要： A power path controller included in a system-on-chip (SoC) is provided. The power path controller is coupled to a first power source and a second power source. The power path controller includes a first switch located between the first power source and a memory core included in the SoC, a second switch located between the second power source and the memory core, a comparator configured to compare a first power supply voltage supplied from the first power source with a second power supply voltage supplied from the second power source, and a switch controller configured to selectively activate the first switch or the second switch according to a comparison result of the comparator.
摘要翻译：提供了包括在片上系统（SoC）中的电源路径控制器。电源路径控制器耦合到第一电源和第二电源。功率路径控制器包括位于第一电源和包括在SoC中的存储器核心之间的第一开关，位于第二电源和存储器芯之间的第二开关，比较器，被配置为比较从第二电源提供的第一电源电压第一电源，具有从第二电源提供的第二电源电压;以及开关控制器，被配置为根据比较器的比较结果选择性地启动第一开关或第二开关。

5. 发明申请

US20150287444A1 MEMORY DEVICE OF ADAPTIVELY CALIBRATING TIMING MARGIN AND INTEGRATED CIRCUIT INCLUDING THE SAME 有权
标题翻译：适应性校准时间和整合电路的存储器件
公开(公告)号：US20150287444A1
公开(公告)日：2015-10-08
申请号：US14611522
申请日：2015-02-02
申请人： Jong-Pil LEE , Su-Hyun YUN , Jae-Seung CHOI , Jung-Hun HEO
发明人： Jong-Pil LEE , Su-Hyun YUN , Jae-Seung CHOI , Jung-Hun HEO
IPC分类号： G11C7/10 , G06F1/32 , G11C14/00
CPC分类号： G06F1/3275 , G06F1/324 , G11C5/14 , G11C7/04 , G11C7/08 , G11C7/1045 , G11C7/22 , G11C11/419 , Y02D10/126 , Y02D10/14
摘要： An integrated circuit, a method of controlling an operation timing of a memory device, an application processor, and a power manager are provided. The application processor includes: a power manager configured to determine a first operating power level, from among a plurality of operating power levels, to determine a first timing margin corresponding to the first operating power level, to generate a first gray code signal indicating the first timing margin, and to output the first gray code signal; and a first memory device configured to adjust an operation timing according to the first timing margin indicated by the first gray code signal, wherein the power manager is configured to provide the first operating power level to the first memory device.
摘要翻译：提供集成电路，控制存储器件的操作定时的方法，应用处理器和功率管理器。应用处理器包括：功率管理器，被配置为从多个工作功率电平中确定第一工作功率电平，以确定与第一工作功率电平对应的第一定时裕度，以产生指示第一工作功率电平的第一工作功率电平定时裕度，并输出第一灰度码信号; 以及第一存储器件，被配置为根据由第一灰度代码信号指示的第一定时裕度来调整操作定时，其中功率管理器被配置为向第一存储器件提供第一操作功率电平。

6. 发明授权

US09054680B2 Methods of controlling clocks in system on chip including function blocks, systems on chips and semiconductor systems including the same 有权
公开(公告)号：US09054680B2
公开(公告)日：2015-06-09
申请号：US14559131
申请日：2014-12-03
申请人： Dong Keun Kim , Sun Cheol Kwon , Si Young Kim , Jae Gon Lee , Jung Hun Heo
发明人： Dong Keun Kim , Sun Cheol Kwon , Si Young Kim , Jae Gon Lee , Jung Hun Heo
IPC分类号： H03K3/00 , H03K5/04
CPC分类号： H03K5/04 , G06F1/08 , G06F1/324 , H03K19/0016 , H03K21/00 , H03K21/10 , Y02D10/126 , Y02D50/20
摘要： A system-on-chip includes a clock controller configured to decrease an operating frequency of at least one function block based on a change in an operating state of the at least one function block from an active state to an idle state. In a method of operating a system-on-chip including at least one function block, an operating frequency of the at least one function block is decreased based on a change in an operating state of the at least one function block from an active state to an idle state. The decreased operating frequency is greater than zero.

7. 发明申请

US20120281447A1 VOLTAGE CONVERTER AND METHOD OF PERFORMING VOLTAGE CONVERSION 审中-公开
标题翻译：电压转换器和执行电压转换的方法
公开(公告)号：US20120281447A1
公开(公告)日：2012-11-08
申请号：US13438189
申请日：2012-04-03
申请人： DONG-HUN HEO , SEUNG-CHUL SHIN
发明人： DONG-HUN HEO , SEUNG-CHUL SHIN
IPC分类号： H02M3/00
CPC分类号： H02M3/1588 , H02M2001/0025 , H02M2001/0032 , Y02B70/1466 , Y02B70/16
摘要： A voltage converter includes a compensation unit, first and second control units, and an output voltage generation unit. The compensation unit selects compensation feedback voltage or output feedback voltage depending on an operation mode, and generates a compensation voltage based on the selected feedback voltage and a first reference voltage, the compensation feedback voltage corresponding to the compensation voltage, and the output feedback voltage corresponding to an output power supply voltage. The first control unit generates a first control signal based on the compensation voltage and a second reference voltage. The second control unit generates a second control signal based on the first reference voltage and the output feedback voltage. The output voltage generation unit selects one of the first control signal and the second control signal depending on the operation mode, and generates the output power supply voltage based on the selected control signal and an input voltage.
摘要翻译：电压转换器包括补偿单元，第一和第二控制单元以及输出电压产生单元。补偿单元根据操作模式选择补偿反馈电压或输出反馈电压，并根据所选择的反馈电压和第一参考电压产生补偿电压，对应于补偿电压的补偿反馈电压和相应的输出反馈电压到输出电源电压。第一控制单元基于补偿电压和第二参考电压产生第一控制信号。第二控制单元基于第一参考电压和输出反馈电压产生第二控制信号。输出电压产生单元根据操作模式选择第一控制信号和第二控制信号中的一个，并根据所选择的控制信号和输入电压产生输出电源电压。

8. 发明申请

US20110147987A1 HORIZONTAL INJECTION MOLD SYSTEM AND INJECTION MOLDING METHOD USING THE SAME 有权
标题翻译：水平注射模具系统和使用其的注射成型方法
公开(公告)号：US20110147987A1
公开(公告)日：2011-06-23
申请号：US12836985
申请日：2010-07-15
申请人： Su-Dong SHIN , Myoung-Jin KIM , Jeong-Hun HEO
发明人： Su-Dong SHIN , Myoung-Jin KIM , Jeong-Hun HEO
IPC分类号： B29C45/14
CPC分类号： B29C45/14016 , B29C45/2602 , B29C45/2756 , B29C2045/4078 , B29K2101/12
摘要： A horizontal injection mold system includes a horizontal injection mold which is opened or closed in a direction perpendicular to a direction of gravity; and an insert member feeder which feeds an insert member into the horizontal injection mold, such that a resin coupling surface of the insert member faces a gate disposed in the horizontal injection mold.
摘要翻译：水平注射模具系统包括在垂直于重力方向的方向上打开或关闭的水平注射模具; 以及插入构件进给器，其将插入构件供给到水平注射模具中，使得插入构件的树脂联接表面面向设置在水平注射模具中的门。

9. 发明申请

US20070006421A1 SLIDE MODULE AND MOBILE TERMINAL HAVING THE SAME 有权
标题翻译：幻灯片模块和具有相同功能的移动终端
公开(公告)号：US20070006421A1
公开(公告)日：2007-01-11
申请号：US11456504
申请日：2006-07-10
申请人： Byung-Duck Park , Keum-Chul Kim , Hun Heo
发明人： Byung-Duck Park , Keum-Chul Kim , Hun Heo
IPC分类号： E05D11/10
CPC分类号： H04M1/0237 , Y10T16/54028
摘要： A slide module includes a base, at least one rail receiving part is formed; a slider includes at least one rail part slidably and facing the base; and a friction reducing unit formed on at least one of the base and the slider to reduce friction generated when the slider is slidably moved over the base. The sliding operation can be more smoothly and silently performed.
摘要翻译：滑动模块包括基座，形成至少一个导轨接收部分; 滑块包括至少一个轨道部分，其可滑动地并面向基座; 以及摩擦减小单元，其形成在所述基部和所述滑块中的至少一个上，以减小当所述滑块可滑动地移动到所述基座上时产生的摩擦。滑动操作可以更顺利和默默地执行。

10. 发明授权

US09281704B2 Method of controlling a load current, load current control device, and mobile device having the same 有权
标题翻译：控制负载电流的方法，负载电流控制装置以及具有该负载电流控制装置的移动装置
公开(公告)号：US09281704B2
公开(公告)日：2016-03-08
申请号：US13959043
申请日：2013-08-05
申请人： Dong-Hun Heo , Sang-Hyun Cho , Hyung-Jong Ko
发明人： Dong-Hun Heo , Sang-Hyun Cho , Hyung-Jong Ko
IPC分类号： G06F1/32 , H02J7/00 , G06F1/26
CPC分类号： H02J7/0068 , G06F1/26 , H02J7/0063 , H02J2007/0067
摘要： A method of controlling a load current is provided. By the method, a battery voltage control operation is begun when a battery voltage becomes lower than a first threshold value, whether a gradient of the battery voltage is a positive gradient or a negative gradient is determined at an interval of a reference or, alternatively, predetermined control time, the load current is controlled based on the gradient of the battery voltage at an interval of the reference or, alternatively, predetermined control time, and the battery voltage control operation is finished when the battery voltage becomes higher than a second threshold value.
摘要翻译：提供了一种控制负载电流的方法。通过该方法，当电池电压变得低于第一阈值时，开始电池电压控制操作，电池电压的梯度是正梯度还是以参考的间隔确定负梯度，或者，预定的控制时间，基于参考电压的间隔的电池电压的梯度来控制负载电流，或者替代地，预定的控制时间，并且当电池电压变得高于第二阈值时，电池电压控制操作结束。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式