会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • FMWC SIGNAL GENERATOR AND RADAR APPARATUS USING FMCW SIGNAL GENERATOR
    • FMWC信号发生器和使用FMCW信号发生器的雷达设备
    • US20100073222A1
    • 2010-03-25
    • US12407817
    • 2009-03-20
    • Toshiya MitomoHiroaki HoshinoOsamu WatanabeShoji Otaka
    • Toshiya MitomoHiroaki HoshinoOsamu WatanabeShoji Otaka
    • G01S13/00
    • G01S13/345G01S7/35
    • An FMCW signal generator includes a frequency divider to divide the FMCW signal at a preset dividing ratio, a reference signal generator to periodically generate a reference signal at a second time interval not less than a loop time constant set for a PLL, a frequency of the reference signal being discretely swept within a range of fc±Δf (fc is a center frequency, and Δf is a frequency sweep width) at a first time interval not more than the loop time constant, a comparison unit to compare the frequency divided signal with the reference signal to generate a comparison result signal corresponding to a phase difference between the frequency divided signal and the reference signal, a loop filter to filter the comparison result signal to generate a control voltage signal, and a VCO to have an oscillation frequency thereof controlled by the control voltage signal.
    • FMCW信号发生器包括分频器,用于以预设的分频比对FMCW信号进行分频,参考信号发生器以不小于为PLL设置的环路时间常数的第二时间间隔周期性地产生参考信号,频率为 参考信号在fc±&Dgr的范围内离散地扫描; f(fc是中心频率,并且&Dgr; f是频率扫描宽度)在不大于循环时间常数的第一时间间隔,比较单元 具有参考信号的频率分频信号,以产生对应于分频信号和参考信号之间的相位差的比较结果信号;环路滤波器,用于对比较结果信号进行滤波以产生控制电压信号;以及VCO, 振荡频率由控制电压信号控制。
    • 5. 发明授权
    • Frequency converter and transmitter
    • 变频器和变送器
    • US08594593B2
    • 2013-11-26
    • US12880811
    • 2010-09-13
    • Hiroaki HoshinoToshiya Mitomo
    • Hiroaki HoshinoToshiya Mitomo
    • H01Q11/12H04B1/04
    • H03D7/1441H03D7/1458
    • A frequency converter includes a first pair of transistors including first and second transistors, a second pair of transistors including third and fourth transistors, and a variable impedance circuit. The first transistor includes source terminal being connected to positive-phase input terminal, drain terminal being connected to positive-phase output terminal, and gate terminal being supplied with positive-phase local signal. The second transistor includes source terminal being connected to positive-phase input terminal, drain terminal being connected to negative-phase output terminal, and gate terminal being supplied with negative-phase local signal. The third transistor includes source terminal being connected to negative-phase input terminal, drain terminal being connected to positive-phase output terminal, and gate terminal being supplied with negative-phase local signal. The fourth transistor includes source terminal being connected to negative-phase input terminal, drain terminal being connected to negative-phase output terminal, and gate terminal being supplied with positive-phase local signal.
    • 一种变频器包括:第一和第二晶体管的第一对晶体管,包括第三和第四晶体管的第二对晶体管和可变阻抗电路。 第一晶体管包括源极端子连接到正相输入端子,漏极端子连接到正相输出端子,栅极端子被提供有正相本地信号。 第二晶体管包括源极端子连接到正相输入端子,漏极端子连接到负相输出端子,栅极端子被提供负相位本地信号。 第三晶体管包括源极端子连接到负相输入端子,漏极端子连接到正相输出端子,栅极端子被提供负相位本地信号。 第四晶体管包括源极端子连接到负相输入端子,漏极端子连接到负相输出端子,栅极端子被提供有正相本地信号。
    • 8. 发明申请
    • PHASE-LOCKED LOOP AND RADIO COMMUNICATION DEVICE
    • 相位锁定环路和无线电通信设备
    • US20120076180A1
    • 2012-03-29
    • US13178922
    • 2011-07-08
    • Hiroaki HOSHINO
    • Hiroaki HOSHINO
    • H03L7/06H04B1/38
    • H03L7/089
    • According to one embodiment, a phase-locked loop includes: a voltage controlled oscillator that generates an oscillation signal including an oscillation frequency corresponding to a control signal; a divider that divides the oscillation signal to generate a frequency-divided signal; a phase frequency detector that compares the phases of the frequency-divided signal and a reference signal to generate a comparison signal; a charge pump that outputs current corresponding to the comparison signal; a filter that filters the current to generate the control signal; a detection circuit that generates a detection signal when the difference between a value of a constant multiple of the frequency of the frequency-divided signal and a value of a constant multiple of the frequency of the reference signal becomes local minimum; and a phase adjustment circuit that synchronizes the phases of the frequency-divided signal and the reference signal when the detection signal is generated.
    • 根据一个实施例,锁相环包括:压控振荡器,其产生包括对应于控制信号的振荡频率的振荡信号; 分频器,其分频振荡信号以产生分频信号; 相位频率检测器,其对分频信号的相位和基准信号进行比较,生成比较信号; 输出与比较信号对应的电流的电荷泵; 滤波器,用于过滤电流以产生控制信号; 检测电路,当分频信号的频率的恒定倍数与参考信号的频率的恒定倍数的值之间的差成为局部最小时,生成检测信号; 以及相位调整电路,当产生检测信号时,使分频信号和参考信号的相位同步。
    • 9. 发明申请
    • FREQUENCY CONVERTER AND TRANSMITTER
    • 频率转换器和发射机
    • US20110235739A1
    • 2011-09-29
    • US12880811
    • 2010-09-13
    • Hiroaki HoshinoToshiya Mitomo
    • Hiroaki HoshinoToshiya Mitomo
    • H04L27/00H02M5/293
    • H03D7/1441H03D7/1458
    • A frequency converter includes a first pair of transistors including first and second transistors, a second pair of transistors including third and fourth transistors, and a variable impedance circuit. The first transistor includes source terminal being connected to positive-phase input terminal, drain terminal being connected to positive-phase output terminal, and gate terminal being supplied with positive-phase local signal. The second transistor includes source terminal being connected to positive-phase input terminal, drain terminal being connected to negative-phase output terminal, and gate terminal being supplied with negative-phase local signal. The third transistor includes source terminal being connected to negative-phase input terminal, drain terminal being connected to positive-phase output terminal, and gate terminal being supplied with negative-phase local signal. The fourth transistor includes source terminal being connected to negative-phase input terminal, drain terminal being connected to negative-phase output terminal, and gate terminal being supplied with positive-phase local signal.
    • 一种变频器包括:第一和第二晶体管的第一对晶体管,包括第三和第四晶体管的第二对晶体管和可变阻抗电路。 第一晶体管包括源极端子连接到正相输入端子,漏极端子连接到正相输出端子,栅极端子被提供有正相本地信号。 第二晶体管包括源极端子连接到正相输入端子,漏极端子连接到负相输出端子,栅极端子被提供负相位本地信号。 第三晶体管包括源极端子连接到负相输入端子,漏极端子连接到正相输出端子,栅极端子被提供负相位本地信号。 第四晶体管包括源极端子连接到负相输入端子,漏极端子连接到负相输出端子,栅极端子被提供有正相本地信号。