会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Display device and circuit board therefor including interconnection for signal transmission
    • 显示装置及其电路板包括用于信号传输的互连
    • US07274359B2
    • 2007-09-25
    • US10379902
    • 2003-03-06
    • Haeng-Won Park
    • Haeng-Won Park
    • G09G5/00
    • G02F1/1345G09G3/3688
    • A display device including a plurality of pixels is provided, which includes: a signal controller for processing image data for the pixels from an external source; a plurality of pad areas, each pad area provided with a plurality of conductors for transmission of the image data, the conductors of adjacent two of the pad areas having a correspondence; and a plurality of interconnections connecting the corresponding conductors, wherein each conductor in each pad area transmits one of bits of the image data and the corresponding conductors are arranged in reversed order on the respective pad areas. The display device further includes a plurality of data driver units connected to the respective pad areas and sequentially activated to receive respective image data from the pad areas under control of the signal controller, the data driver units converting the received image data into analog voltages and provides the analog voltage for the pixels under control of the signal controller.
    • 提供了包括多个像素的显示装置,其包括:信号控制器,用于处理来自外部源的像素的图像数据; 多个焊盘区域,每个焊盘区域设置有用于传输图像数据的多个导体,相邻两个焊盘区域的导体具有对应关系; 以及连接对应的导体的多个互连,其中每个焊盘区域中的每个导体传输图像数据的位之一,并且相应的导体以相反的顺序布置在相应的焊盘区域上。 显示装置还包括多个数据驱动器单元,连接到相应的焊盘区域,并且在信号控制器的控制下依次激活以从焊盘区域接收相应的图像数据,数据驱动器单元将接收到的图像数据转换为模拟电压并提供 信号控制器控制下像素的模拟电压。
    • 7. 发明申请
    • Display device
    • 显示设备
    • US20070182685A1
    • 2007-08-09
    • US11701664
    • 2007-02-01
    • Jae-hyoung ParkHaeng-won Park
    • Jae-hyoung ParkHaeng-won Park
    • G09G3/36
    • G09G3/3648G09G3/3607G09G3/3614G09G2320/0209
    • A display device with less horizontal crosstalk includes an array of pixel electrodes connected to and driven by a plurality of switching devices, the plurality of pixel electrodes arranged in a matrix, a plurality of gate lines which extend in a row-wise direction and are located between each of the plurality of rows of the pixel electrode array and at both sides of the pixel electrode array, and a plurality of data lines which extend in a column-wise direction and are located between each of the plurality of columns, wherein switching devices of horizontally neighboring pixel electrodes belonging to a given row among the plurality of rows of the pixel electrode array are controlled by gate lines belonging to different rows that are adjacent to the neighboring pixel electrodes.
    • 具有较少水平串扰的显示装置包括连接到多个开关装置并由多个开关装置驱动的像素电极的阵列,多个像素电极以矩阵形式布置,多个栅极线沿着行方向延伸并且位于 在像素电极阵列的多行中的每一行之间和像素电极阵列的两侧,以及在列方向上延伸并位于多个列之间的多条数据线,其中开关装置 像素电极阵列的多行中属于给定行的水平相邻像素电极的属于与相邻像素电极相邻的行的栅极线控制。
    • 9. 发明申请
    • Flat panel display and manufacturing method thereof
    • 平板显示及其制造方法
    • US20070052656A1
    • 2007-03-08
    • US11498434
    • 2006-08-03
    • Haeng-Won ParkSeung-Hwan Moon
    • Haeng-Won ParkSeung-Hwan Moon
    • G09G3/36
    • G09G3/3677G09G2300/0426G09G2310/08G09G2320/0223
    • A flat panel display with reduced malfunction rate and improved image quality and a method for making such flat panel display are presented. The flat panel display is operated by a gate drive circuit that receives a first gate signal for driving a first gate line at one end of a data line and a second gate signal for driving a second gate line at the other end of the data line. First and second clock signals are supplied to the gate drive circuit, and the width of the first and second clock signal lines are adjusted such that a phase difference between the first gate signal and the second gate signal corresponds to a signal delay time between the two ends of the data line. The first and second clock signal lines and the gate and data lines are integrated.
    • 本发明提供一种具有降低故障率和提高图像质量的平板显示器以及制造这种平板显示器的方法。 平板显示器由栅极驱动电路操作,栅极驱动电路接收用于驱动数据线一端的第一栅极线的第一栅极信号和用于驱动数据线另一端的第二栅极线的第二栅极信号。 第一和第二时钟信号被提供给栅极驱动电路,并且调整第一和第二时钟信号线的宽度,使得第一栅极信号和第二栅极信号之间的相位差对应于两者之间的信号延迟时间 数据线的末端。 第一和第二时钟信号线以及栅极和数据线被集成。