会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method and system of linking on-chip parasitic coupling capacitance into distributed pre-layout passive models
    • 将片上寄生耦合电容连接到分布式预布置无源模型中的方法和系统
    • US08141013B2
    • 2012-03-20
    • US12494723
    • 2009-06-30
    • Wayne H. WoodsCole E. Zemke
    • Wayne H. WoodsCole E. Zemke
    • G06F17/50
    • G06F17/5036
    • A method of linking on-chip parasitic coupling capacitance into distributed pre-layout passive models such as distributed transmission line models and on-chip spiral inductor models includes recognizing a passive device such as a distributed transmission line device and an on-chip spiral inductor device, interpreting data obtained from the recognizing the passive device, breaking the passive device into a plurality of sections, the plurality of sections including a terminal of a model call, extracting parameters of the passive device by Layout Versus Schematic (LVS) and parasitic extraction, connecting the terminal to a pre-layout passive network by selectively low and high resistive paths set by the parameters of the passive device depending on whether crossing lines are present or not present in one of the plurality of sections, connecting the terminal to a distributed passive model, and coupling the crossing lines to the terminal via capacitors produced in an extracted netlist with the passive device having distributed coupling to a plurality of crossing lines.
    • 将片上寄生耦合电容连接到分布式预布置无源模型(例如分布式传输线模型和片上螺旋电感器模型)中的方法包括识别无源器件,例如分布式传输线器件和片上螺旋电感器器件 解释从识别无源设备获取的数据,将无源设备分解为多个部分,所述多个部分包括模型呼叫的终端,通过布局对比示意图(LVS)和寄生提取来提取被动设备的参数, 通过由无源设备的参数设置的选择性低电平和高阻抗路径将终端连接到预布置的无源网络,这取决于是否存在交叉线是否存在多个部分之一,将终端连接到分布式被动 模型,并通过在提取的网表中产生的电容将交叉线耦合到终端 无源器件具有分布耦合到多个交叉线。
    • 5. 发明申请
    • Method and System of Linking On-Chip Parasitic Coupling Capacitance Into Distributed Pre-Layout Passive Models
    • 将片上寄生耦合电容连接到分布式预布局被动模型中的方法和系统
    • US20100333051A1
    • 2010-12-30
    • US12494723
    • 2009-06-30
    • Wayne H. WoodsCole E. Zemke
    • Wayne H. WoodsCole E. Zemke
    • G06F17/50
    • G06F17/5036
    • A method of linking on-chip parasitic coupling capacitance into distributed pre-layout passive models such as distributed transmission line models and on-chip spiral inductor models includes recognizing a passive device such as a distributed transmission line device and an on-chip spiral inductor device, interpreting data obtained from the recognizing the passive device, breaking the passive device into a plurality of sections, the plurality of sections including a terminal of a model call, extracting parameters of the passive device by Layout Versus Schematic (LVS) and parasitic extraction, connecting the terminal to a pre-layout passive network by selectively low and high resistive paths set by the parameters of the passive device depending on whether crossing lines are present or not present in one of the plurality of sections, connecting the terminal to a distributed passive model, and coupling the crossing lines to the terminal via capacitors produced in an extracted netlist with the passive device having distributed coupling to a plurality of crossing lines.
    • 将片上寄生耦合电容连接到分布式预布置无源模型(如分布式传输线模型和片上螺旋电感模型)中的方法包括识别无源器件,如分布式传输线器件和片上螺旋电感器器件 解释从识别无源设备获取的数据,将无源设备分解为多个部分,所述多个部分包括模型呼叫的终端,通过布局对比示意图(LVS)和寄生提取来提取被动设备的参数, 通过由无源设备的参数设置的选择性低电平和高阻抗路径将终端连接到预布置的无源网络,这取决于是否存在交叉线是否存在多个部分之一,将终端连接到分布式被动 模型,并通过在提取的网表中产生的电容将交叉线耦合到终端 无源器件具有分布耦合到多个交叉线。
    • 7. 发明授权
    • Method of determining FET source/drain wire, contact, and diffusion resistances in the presence of multiple contacts
    • 在存在多个触点的情况下确定FET源/漏极线,接触和扩散电阻的方法
    • US08479131B2
    • 2013-07-02
    • US13038468
    • 2011-03-02
    • Lewis W. Dewey, IIINing LuJudith H. McCullenCole E. Zemke
    • Lewis W. Dewey, IIINing LuJudith H. McCullenCole E. Zemke
    • G06F17/50
    • G06F8/61H01L29/772
    • A method calculates a total source/drain resistance for a field effect transistor (FET) device. The method counts the number (N) of contacts in each source/drain region of the FET device, partitions each source/drain region into N contact regions and calculates a set of resistances of elements and connections to the FET device. The measured dimensions of widths, lengths, and distances of layout shapes forming the FET and the connections to the FET are determined and a set of weights based on relative widths of the contact regions are computed. The total source/drain resistance of the FET device is determined by summing products of the set of resistances and the set of weights for each of a plurality of contacts in series, the summing being performed for all of the plurality of contacts in one of a source region and a drain region of the FET. A netlist is formed based on the total source resistance and total drain resistance of the FET device.
    • 一种方法计算场效应晶体管(FET)器件的总源极/漏极电阻。 该方法对FET器件的每个源极/漏极区域中的触点数(N)进行计数,将每个源极/漏极区域划分为N个接触区域,并计算元件的电阻和FET器件的连接的集合。 确定形成FET的布局形状和与FET的连接的宽度,长度和距离的测量尺寸,并且计算基于接触区域的相对宽度的一组权重。 FET器件的总源极/漏极电阻通过将串联的电阻的集合和权重集合的乘积相加来确定,所述电阻的集合对于多个触点中的每一个都是串联的,对于所有多个触点中的一个 源极区域和漏极区域。 基于FET器件的总源极电阻和总漏极电阻形成网表。
    • 8. 发明申请
    • METHOD OF DETERMINING FET SOURCE/DRAIN WIRE, CONTACT, AND DIFFUSION RESISTANCES IN THE PRESENCE OF MULTIPLE CONTACTS
    • 在多个联系人的存在下确定FET源/漏线,接触和扩散电阻的方法
    • US20120227020A1
    • 2012-09-06
    • US13038468
    • 2011-03-02
    • Lewis W. Dewey, IIINing LuJudith H. McCullenCole E. Zemke
    • Lewis W. Dewey, IIINing LuJudith H. McCullenCole E. Zemke
    • G06F9/45
    • G06F8/61H01L29/772
    • A method calculates a total source/drain resistance for a field effect transistor (FET) device. The method counts the number (N) of contacts in each source/drain region of the FET device, partitions each source/drain region into N contact regions and calculates a set of resistances of elements and connections to the FET device. The measured dimensions of widths, lengths, and distances of layout shapes forming the FET and the connections to the FET are determined and a set of weights based on relative widths of the contact regions are computed. The total source/drain resistance of the FET device is determined by summing products of the set of resistances and the set of weights for each of a plurality of contacts in series, the summing being performed for all of the plurality of contacts in one of a source region and a drain region of the FET. A netlist is formed based on the total source resistance and total drain resistance of the FET device.
    • 一种方法计算场效应晶体管(FET)器件的总源极/漏极电阻。 该方法对FET器件的每个源极/漏极区域中的触点数(N)进行计数,将每个源极/漏极区域划分为N个接触区域,并计算元件的电阻和FET器件的连接的集合。 确定形成FET的布局形状和与FET的连接的宽度,长度和距离的测量尺寸,并且计算基于接触区域的相对宽度的一组权重。 FET器件的总源极/漏极电阻通过将串联的电阻的集合和权重集合的乘积相加来确定,所述电阻的集合对于多个触点中的每一个都是串联的,对于所有多个触点中的一个 源极区域和漏极区域。 基于FET器件的总源极电阻和总漏极电阻形成网表。