会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明申请
    • Method and System of Linking On-Chip Parasitic Coupling Capacitance Into Distributed Pre-Layout Passive Models
    • 将片上寄生耦合电容连接到分布式预布局被动模型中的方法和系统
    • US20100333051A1
    • 2010-12-30
    • US12494723
    • 2009-06-30
    • Wayne H. WoodsCole E. Zemke
    • Wayne H. WoodsCole E. Zemke
    • G06F17/50
    • G06F17/5036
    • A method of linking on-chip parasitic coupling capacitance into distributed pre-layout passive models such as distributed transmission line models and on-chip spiral inductor models includes recognizing a passive device such as a distributed transmission line device and an on-chip spiral inductor device, interpreting data obtained from the recognizing the passive device, breaking the passive device into a plurality of sections, the plurality of sections including a terminal of a model call, extracting parameters of the passive device by Layout Versus Schematic (LVS) and parasitic extraction, connecting the terminal to a pre-layout passive network by selectively low and high resistive paths set by the parameters of the passive device depending on whether crossing lines are present or not present in one of the plurality of sections, connecting the terminal to a distributed passive model, and coupling the crossing lines to the terminal via capacitors produced in an extracted netlist with the passive device having distributed coupling to a plurality of crossing lines.
    • 将片上寄生耦合电容连接到分布式预布置无源模型(如分布式传输线模型和片上螺旋电感模型)中的方法包括识别无源器件,如分布式传输线器件和片上螺旋电感器器件 解释从识别无源设备获取的数据,将无源设备分解为多个部分,所述多个部分包括模型呼叫的终端,通过布局对比示意图(LVS)和寄生提取来提取被动设备的参数, 通过由无源设备的参数设置的选择性低电平和高阻抗路径将终端连接到预布置的无源网络,这取决于是否存在交叉线是否存在多个部分之一,将终端连接到分布式被动 模型,并通过在提取的网表中产生的电容将交叉线耦合到终端 无源器件具有分布耦合到多个交叉线。
    • 10. 发明授权
    • On-chip variable delay transmission line with fixed characteristic impedance
    • 具有固定特性阻抗的片上可变延迟传输线
    • US08508314B2
    • 2013-08-13
    • US13441245
    • 2012-04-06
    • Hanyi DingWayne H. Woods, Jr.
    • Hanyi DingWayne H. Woods, Jr.
    • H01P1/18
    • H01P9/00H01P1/184
    • A design structure, structure, and method for providing an on-chip variable delay transmission line with a fixed characteristic impedance. A method of manufacturing a transmission line structure includes forming a signal line of the transmission line structure, forming a first ground return structure that causes a first delay and a first characteristic impedance in the transmission line structure, and forming a second ground return structure that causes a second delay and a second characteristic impedance in the transmission line structure. The first delay is different from the second delay, and the first characteristic impedance is substantially the same as the second characteristic impedance.
    • 一种用于提供具有固定特性阻抗的片上可变延迟传输线的设计结构,结构和方法。 制造传输线结构的方法包括形成传输线结构的信号线,形成在传输线结构中引起第一延迟和第一特性阻抗的第一接地返回结构,以及形成第二接地返回结构,其导致 传输线结构中的第二延迟和第二特性阻抗。 第一延迟与第二延迟不同,第一特征阻抗基本上与第二特征阻抗相同。