专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09142630B2 Device performance enhancement 有权
标题翻译：设备性能提升
公开(公告)号：US09142630B2
公开(公告)日：2015-09-22
申请号：US13557479
申请日：2012-07-25
申请人： Chang-Yu Wu , Chih-Chiang Chang , Shang-Chih Hsieh , Wei-Chih Hsieh
发明人： Chang-Yu Wu , Chih-Chiang Chang , Shang-Chih Hsieh , Wei-Chih Hsieh
IPC分类号： H01L21/28 , H01L29/423 , H01L29/78
CPC分类号： H01L29/4238 , H01L21/28123 , H01L29/78
摘要： Among other things, one or more techniques for enhancing device (e.g., transistor) performance are provided herein. In one embodiment, device performance is enhanced by forming an extended dummy region at an edge of a region of a device and forming an active region at a non-edge of the region. Limitations associated with semiconductor fabrication processing present in the extended dummy region more so than in non-edge regions. Accordingly, a device exhibiting enhanced performance is formed by connecting a gate to the active region, where the active region has a desired profile because it is comprised within a non-edge of the region. A dummy device (e.g., that may be less responsive) may be formed to include the extended dummy region, where the extended dummy region has a less than desired profile due to limitations associated with semiconductor fabrication processing, for example.
摘要翻译：除此之外，本文提供了用于增强器件（例如，晶体管）性能的一种或多种技术。在一个实施例中，通过在器件的区域的边缘处形成延伸的虚拟区域并在该区域的非边缘处形成有源区域来增强器件性能。与非边缘区域相比，扩展虚拟区域中存在与半导体制造处理相关的限制。因此，通过将栅极连接到有源区域来形成表现出增强的性能的器件，其中有源区域具有期望的形状，因为它包括在该区域的非边缘内。例如，由于与半导体制造处理相关的限制，可以形成虚拟设备（例如，可能较不响应的）以包括扩展的虚拟区域，其中扩展的虚拟区域具有小于期望的轮廓。

2. 发明授权

US09086450B2 Method for measuring capacitances of capacitors 有权
标题翻译：测量电容器电容的方法
公开(公告)号：US09086450B2
公开(公告)日：2015-07-21
申请号：US12897150
申请日：2010-10-04
申请人： Min-Tar Liu , Chih-Chiang Chang , Chu-Fu Chen , Ping-Hsiang Huang
发明人： Min-Tar Liu , Chih-Chiang Chang , Chu-Fu Chen , Ping-Hsiang Huang
IPC分类号： G01R27/26 , G01R31/28 , H03K17/96
CPC分类号： G01R31/2884 , G01R27/2605 , H03K17/962
摘要： A capacitor measurement circuit for measuring a capacitance of a test capacitor includes a first transistor with a first source-drain path coupled between a first capacitor plate of the test capacitor and a ground; a second transistor with a second source-drain path coupled between a second capacitor plate of the test capacitor and the ground; and a current-measuring device configured to measure a first charging current and a second charging current of the test capacitors. The first and the second charging currents flow to the test capacitor in opposite directions.
摘要翻译：用于测量测试电容器的电容的电容器测量电路包括：第一晶体管，其具有耦合在测试电容器的第一电容器板和地之间的第一源极 - 漏极路径; 第二晶体管，其具有耦合在所述测试电容器的第二电容器板和地之间的第二源极 - 漏极路径; 以及电流测量装置，被配置为测量所述测试电容器的第一充电电流和第二充电电流。第一和第二充电电流以相反的方向流向测试电容器。

3. 发明授权

US08667349B2 Scan flip-flop circuit having fast setup time 有权
标题翻译：具有快速建立时间的扫描触发器电路
公开(公告)号：US08667349B2
公开(公告)日：2014-03-04
申请号：US13207494
申请日：2011-08-11
申请人： Shang-Chih Hsieh , Chih-Chiang Chang , Chang-Yu Wu
发明人： Shang-Chih Hsieh , Chih-Chiang Chang , Chang-Yu Wu
IPC分类号： G01R31/28
CPC分类号： G01R31/318541
摘要： A scan-flip flop circuit includes an input stage for providing a data signal to a data node, wherein the input stage includes first and second stacks of transistors devices coupled to the data node. The first stack receives a data input signal during a normal operation mode for input to the data node, and the second stack receiving a scan input signal during a scan test mode for input to the data node. The scan flip-flop circuit also includes a master latch coupled directly to the data node for latching the data signal from the input stage and outputting the data signal; a slave latch coupled to an output of the master latch for latching the output from the master latch and outputting the output; and a scan and clock control logic module. The scan and clock control logic module controls the first stack to input the data input signal to the data node during normal operation mode.
摘要翻译：扫描触发器电路包括用于向数据节点提供数据信号的输入级，其中输入级包括耦合到数据节点的晶体管器件的第一和第二堆叠。第一堆栈在用于输入到数据节点的正常操作模式期间接收数据输入信号，并且第二堆栈在用于输入到数据节点的扫描测试模式期间接收扫描输入信号。扫描触发器电路还包括直接耦合到数据节点的主锁存器，用于锁存来自输入级的数据信号并输出数据信号; 耦合到主锁存器的输出的从锁存器，用于锁存来自主锁存器的输出并输出该输出; 以及扫描和时钟控制逻辑模块。扫描和时钟控制逻辑模块控制第一个堆栈，以在正常操作模式下将数据输入信号输入到数据节点。

4. 发明申请

US20140040836A1 GRADED DUMMY INSERTION 有权
标题翻译：分级DUMMY插入
公开(公告)号：US20140040836A1
公开(公告)日：2014-02-06
申请号：US13562638
申请日：2012-07-31
申请人： Wen-Shen Chou , Yung-Chow Peng , Chih-Chiang Chang , Chin-Hua Wen
发明人： Wen-Shen Chou , Yung-Chow Peng , Chih-Chiang Chang , Chin-Hua Wen
IPC分类号： G06F17/50
CPC分类号： G06F17/5068
摘要： Among other things, one or more techniques for graded dummy insertion and a resulting array are provided herein. For example an array is a metal oxide semiconductor (MOS) array, a metal oxide metal (MOM) array, or a resistor array. In some embodiments, a first region and a second region are identified based on a density gradient between a first pattern density associated with the first region and a second pattern density associated with the second region. For example, the first pattern density and the second pattern density are gate densities and/or poly densities. To this end, a dummy region is inserted between the first region and the second region, the dummy region includes a graded pattern density based on a first adjacent pattern density and a second adjacent pattern density. In this manner, graded dummy insertion is provided, thus enhancing edge cell performance for an array, for example.
摘要翻译：除此之外，本文提供了用于分级虚拟插入的一种或多种技术和所得到的阵列。例如，阵列是金属氧化物半导体（MOS）阵列，金属氧化物金属（MOM）阵列或电阻阵列。在一些实施例中，基于与第一区域相关联的第一图案密度与与第二区域相关联的第二图案密度之间的密度梯度来识别第一区域和第二区域。例如，第一图案密度和第二图案密度是门密度和/或多密度。为此，在第一区域和第二区域之间插入虚拟区域，虚拟区域包括基于第一相邻图案密度和第二相邻图案密度的渐变图案密度。以这种方式，提供分级虚拟插入，从而提高阵列的边缘单元性能。

5. 发明申请

US20140027821A1 DEVICE PERFORMANCE ENHANCEMENT 有权
标题翻译：设备性能提升
公开(公告)号：US20140027821A1
公开(公告)日：2014-01-30
申请号：US13557479
申请日：2012-07-25
申请人： Chang-Yu Wu , Chih-Chiang Chang , Shang-Chih Hsieh , Wei-Chih Hsieh
发明人： Chang-Yu Wu , Chih-Chiang Chang , Shang-Chih Hsieh , Wei-Chih Hsieh
IPC分类号： H01L21/28 , H01L29/78
CPC分类号： H01L29/4238 , H01L21/28123 , H01L29/78
摘要： Among other things, one or more techniques for enhancing device (e.g., transistor) performance are provided herein. In one embodiment, device performance is enhanced by forming an extended dummy region at an edge of a region of a device and forming an active region at a non-edge of the region. Limitations associated with semiconductor fabrication processing present in the extended dummy region more so than in non-edge regions. Accordingly, a device exhibiting enhanced performance is formed by connecting a gate to the active region, where the active region has a desired profile because it is comprised within a non-edge of the region. A dummy device (e.g., that may be less responsive) may be formed to include the extended dummy region, where the extended dummy region has a less than desired profile due to limitations associated with semiconductor fabrication processing, for example.
摘要翻译：除此之外，本文提供了用于增强器件（例如，晶体管）性能的一种或多种技术。在一个实施例中，通过在器件的区域的边缘处形成延伸的虚拟区域并在该区域的非边缘处形成有源区域来增强器件性能。与非边缘区域相比，扩展虚拟区域中存在与半导体制造处理相关的限制。因此，通过将栅极连接到有源区域来形成表现出增强的性能的器件，其中有源区域具有期望的形状，因为它被包括在该区域的非边缘内。例如，由于与半导体制造处理相关的限制，可以形成虚拟设备（例如，可能较不响应的）以包括扩展的虚拟区域，其中扩展的虚拟区域具有小于期望的轮廓。

6. 发明申请

US20130291959A1 INSTALLATION STRUCTURE OF COUNTERTOP FAUCET 审中-公开
标题翻译：计数器的安装结构
公开(公告)号：US20130291959A1
公开(公告)日：2013-11-07
申请号：US13831855
申请日：2013-03-15
申请人： MING-HUNG CHEN , CHIH-CHIANG CHANG
发明人： MING-HUNG CHEN , CHIH-CHIANG CHANG
IPC分类号： E03C1/04
CPC分类号： E03C1/0401 , E03C1/0403 , E03C2001/0416 , Y10T137/598
摘要： An installation structure of countertop faucet includes a base having an insertion section extending through a mounting hole formed in a counter to engage a locking nut to be secured. The insertion section has a top end forming a receiving bore of which a circumferential wall forming two positioning holes communicating with the receiving bore. Each positioning hole receives therein a releasing module. The bottom of the base forms two water inlet passages communicating with the receiving bore and receiving stop valves therein and coupled to couplers for connection with water inlet tubes. A faucet has a joint section received in the receiving bore and having water guide tubes fit into the water inlet passages. The joint section forms two receiving apertures receiving therein positioning modules respectively engageable with the positioning holes to fix the faucet and being released by the releasing module to detach the faucet from the base.
摘要翻译：台面式水龙头的安装结构包括具有插入部分的基部，该插入部分延伸穿过形成在柜台中的安装孔，以与待固定的锁定螺母接合。插入部分具有形成容纳孔的顶端，周向壁形成与接收孔连通的两个定位孔。每个定位孔在其中容纳释放模块。基座的底部形成两个与接收孔连通并且在其中接收截止阀的水入口通道，并连接到用于与进水管连接的耦合器。水龙头具有容纳在接收孔中的接合部分，并且具有配合入水通道的导水管。接头部分形成两个容纳孔，其中定位模块分别可与定位孔接合以固定水龙头并由释放模块释放，从而将水龙头与基座分离。

7. 发明授权

US08552785B2 Pulse generator 有权
标题翻译：脉冲发生器
公开(公告)号：US08552785B2
公开(公告)日：2013-10-08
申请号：US13292124
申请日：2011-11-09
申请人： Ming-Zhang Kuo , Jen-Hang Yang , Shang-Chih Hsieh , Chih-Chiang Chang , Osamu Takahashi , Ta-Pen Guo , Sang Hoo Dong
发明人： Ming-Zhang Kuo , Jen-Hang Yang , Shang-Chih Hsieh , Chih-Chiang Chang , Osamu Takahashi , Ta-Pen Guo , Sang Hoo Dong
IPC分类号： G06F1/04
CPC分类号： H03K3/033
摘要： A circuit includes a logic gate and a latch. The logic gate is configured to receive a clock signal at a first input. The latch is disposed in a feedback loop of the logic gate and is configured to output a feedback signal to a second input of the logic gate in response to a signal output by the logic gate and the clock signal. The circuit is configured to output a pulsed signal based on one of a rising edge or a falling edge of the clock signal.
摘要翻译：电路包括逻辑门和锁存器。逻辑门被配置为在第一输入处接收时钟信号。锁存器被布置在逻辑门的反馈回路中，并被配置为响应于由逻辑门输出的信号和时钟信号而将反馈信号输出到逻辑门的第二输入端。电路被配置为基于时钟信号的上升沿或下降沿中的一个输出脉冲信号。

8. 发明授权

US08514000B1 Meta-hardened flip-flop 有权
标题翻译：元硬化触发器
公开(公告)号：US08514000B1
公开(公告)日：2013-08-20
申请号：US13562539
申请日：2012-07-31
申请人： Wei-Chih Hsieh , Shang-Chih Hsieh , Chih-Chiang Chang
发明人： Wei-Chih Hsieh , Shang-Chih Hsieh , Chih-Chiang Chang
IPC分类号： H03K3/00
CPC分类号： H03K3/0375 , H03K3/356156
摘要： Some embodiments relate to a flip-flop having a data input terminal, a data output terminal and a clock terminal. The flip-flop includes a master latch, a slave latch, and an isolation element coupled between the master latch output and slave latch. The isolation element is arranged to isolate capacitive loading seen by the output of the master latch that comes from the slave latch. In some embodiments, the master latch includes one or more drive enhancement elements on its feedforward and feedback paths. The slave latch can also include one or more drive enhancement elements on its feedforward and feedback paths. These drive enhancement elements, particularly in combination with the isolation element, may help to reduce the setup and hold times and enhance meta-stability resistance of the flip-flop relative to conventional implementations. Other embodiments are also disclosed.
摘要翻译：一些实施例涉及具有数据输入端，数据输出端和时钟端的触发器。触发器包括主锁存器，从锁存器和耦合在主锁存器输出和从锁存器之间的隔离元件。隔离元件被布置成隔离来自从锁存器的主锁存器的输出所看到的电容性负载。在一些实施例中，主锁存器在其前馈和反馈路径上包括一个或多个驱动增强元件。从锁存器还可以在其前馈和反馈路径上包括一个或多个驱动增强元件。这些驱动增强元件，特别是与隔离元件组合，可以有助于减小建立和保持时间，并且增强触发器相对于传统实现方式的元稳定性。还公开了其他实施例。

9. 发明申请

US20130113537A1 PULSE GENERATOR 有权
标题翻译：脉冲发生器
公开(公告)号：US20130113537A1
公开(公告)日：2013-05-09
申请号：US13292124
申请日：2011-11-09
申请人： Ming-Zhang KUO , Jen-Hang Yang , Shang-Chih Hsieh , Chih-Chiang Chang , Osamu Takahashi , Ta-Pen Guo , Sang Hoo Dong
发明人： Ming-Zhang KUO , Jen-Hang Yang , Shang-Chih Hsieh , Chih-Chiang Chang , Osamu Takahashi , Ta-Pen Guo , Sang Hoo Dong
IPC分类号： H03K3/017 , H03K3/00 , H03H11/26
CPC分类号： H03K3/033
摘要： A circuit includes a logic gate and a latch. The logic gate is configured to receive a clock signal at a first input. The latch is disposed in a feedback loop of the logic gate and is configured to output a feedback signal to a second input of the logic gate in response to a signal output by the logic gate and the clock signal. The circuit is configured to output a pulsed signal based on one of a rising edge or a falling edge of the clock signal.
摘要翻译：电路包括逻辑门和锁存器。逻辑门被配置为在第一输入处接收时钟信号。锁存器被布置在逻辑门的反馈回路中，并被配置为响应于由逻辑门输出的信号和时钟信号而将反馈信号输出到逻辑门的第二输入端。电路被配置为基于时钟信号的上升沿或下降沿中的一个输出脉冲信号。

10. 发明申请

US20130049810A1 Methods and Apparatus for Time to Current Conversion 有权
标题翻译：时间到当前转换的方法和装置
公开(公告)号：US20130049810A1
公开(公告)日：2013-02-28
申请号：US13221628
申请日：2011-08-30
申请人： Chung-Ting Lu , Chung-Chieh Yang , Chin-Hua Wen , Chih-Chiang Chang
发明人： Chung-Ting Lu , Chung-Chieh Yang , Chin-Hua Wen , Chih-Chiang Chang
IPC分类号： H03D13/00
CPC分类号： H03K5/131 , H03K5/135
摘要： A time to current conversion apparatus and methods. An impedance having an input for selectively receiving a time varying periodic signal or a known voltage signal is provided; and a current output is coupled to the impedance. By observing the average current through the impedance for the known voltage signal over a time period, and by observing the average current through the impedance for a time varying periodic signal, the duty cycle of the time varying periodic signal may be determined by evaluating a ratio of a first average current observed at the current output while the time varying periodic signal is coupled to the impedance to a second average current observed at the current output while the known voltage signal is coupled to the impedance. An embodiment time to current converter circuit is disclosed. Method embodiments for determining the duty cycle of a time varying periodic signal are provided.
摘要翻译：一个时间到当前的转换设备和方法。提供具有用于选择性地接收时变周期信号或已知电压信号的输入的阻抗; 并且电流输出耦合到阻抗。通过在一段时间内观察已知电压信号的阻抗的平均电流，并且通过观察时变周期信号的通过阻抗的平均电流，可以通过评估时变周期信号的占空比来确定时变周期信号的占空比在电流输出处观察到的第一平均电流，而当所述已知电压信号耦合到所述阻抗时，所述时变周期信号与所述阻抗耦合到在所述电流输出处观察到的第二平均电流。公开了一种实时的电流转换器电路。提供了用于确定时变周期信号的占空比的方法实施例。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式