会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Methods and apparatus for time to current conversion
    • 时间到当前转换的方法和装置
    • US08664978B2
    • 2014-03-04
    • US13221628
    • 2011-08-30
    • Chung-Ting LuChung-Chieh YangChin-Hua WenChih-Chiang Chang
    • Chung-Ting LuChung-Chieh YangChin-Hua WenChih-Chiang Chang
    • H03D13/00H03K3/017
    • H03K5/131H03K5/135
    • A time to current conversion apparatus and methods. An impedance having an input for selectively receiving a time varying periodic signal or a known voltage signal is provided; and a current output is coupled to the impedance. By observing the average current through the impedance for the known voltage signal over a time period, and by observing the average current through the impedance for a time varying periodic signal, the duty cycle of the time varying periodic signal may be determined by evaluating a ratio of a first average current observed at the current output while the time varying periodic signal is coupled to the impedance to a second average current observed at the current output while the known voltage signal is coupled to the impedance. An embodiment time to current converter circuit is disclosed. Method embodiments for determining the duty cycle of a time varying periodic signal are provided.
    • 一个时间到当前的转换设备和方法。 提供具有用于选择性地接收时变周期信号或已知电压信号的输入的阻抗; 并且电流输出耦合到阻抗。 通过在一段时间内观察已知电压信号的阻抗的平均电流,并且通过观察时变周期信号的通过阻抗的平均电流,可以通过评估时变周期信号的占空比来确定时变周期信号的占空比 在电流输出处观察到的第一平均电流,而当所述已知电压信号耦合到所述阻抗时,所述时变周期信号与所述阻抗耦合到在所述电流输出处观察到的第二平均电流。 公开了一种实时的电流转换器电路。 提供了用于确定时变周期信号的占空比的方法实施例。
    • 2. 发明申请
    • Methods and Apparatus for Time to Current Conversion
    • 时间到当前转换的方法和装置
    • US20130049810A1
    • 2013-02-28
    • US13221628
    • 2011-08-30
    • Chung-Ting LuChung-Chieh YangChin-Hua WenChih-Chiang Chang
    • Chung-Ting LuChung-Chieh YangChin-Hua WenChih-Chiang Chang
    • H03D13/00
    • H03K5/131H03K5/135
    • A time to current conversion apparatus and methods. An impedance having an input for selectively receiving a time varying periodic signal or a known voltage signal is provided; and a current output is coupled to the impedance. By observing the average current through the impedance for the known voltage signal over a time period, and by observing the average current through the impedance for a time varying periodic signal, the duty cycle of the time varying periodic signal may be determined by evaluating a ratio of a first average current observed at the current output while the time varying periodic signal is coupled to the impedance to a second average current observed at the current output while the known voltage signal is coupled to the impedance. An embodiment time to current converter circuit is disclosed. Method embodiments for determining the duty cycle of a time varying periodic signal are provided.
    • 一个时间到当前的转换设备和方法。 提供具有用于选择性地接收时变周期信号或已知电压信号的输入的阻抗; 并且电流输出耦合到阻抗。 通过在一段时间内观察已知电压信号的阻抗的平均电流,并且通过观察时变周期信号的通过阻抗的平均电流,可以通过评估时变周期信号的占空比来确定时变周期信号的占空比 在电流输出处观察到的第一平均电流,而当所述已知电压信号耦合到所述阻抗时,所述时变周期信号与所述阻抗耦合到在所述电流输出处观察到的第二平均电流。 公开了一种实时的电流转换器电路。 提供了用于确定时变周期信号的占空比的方法实施例。
    • 3. 发明授权
    • Graded dummy insertion
    • 分级虚拟插入
    • US08719755B2
    • 2014-05-06
    • US13562638
    • 2012-07-31
    • Wen-Shen ChouYung-Chow PengChih-Chiang ChangChin-Hua Wen
    • Wen-Shen ChouYung-Chow PengChih-Chiang ChangChin-Hua Wen
    • G06F17/50
    • G06F17/5068
    • Among other things, one or more techniques for graded dummy insertion and a resulting array are provided herein. For example an array is a metal oxide semiconductor (MOS) array, a metal oxide metal (MOM) array, or a resistor array. In some embodiments, a first region and a second region are identified based on a density gradient between a first pattern density associated with the first region and a second pattern density associated with the second region. For example, the first pattern density and the second pattern density are gate densities and/or poly densities. To this end, a dummy region is inserted between the first region and the second region, the dummy region includes a graded pattern density based on a first adjacent pattern density and a second adjacent pattern density. In this manner, graded dummy insertion is provided, thus enhancing edge cell performance for an array, for example.
    • 除此之外,本文提供了用于分级虚拟插入的一种或多种技术和所得到的阵列。 例如,阵列是金属氧化物半导体(MOS)阵列,金属氧化物金属(MOM)阵列或电阻阵列。 在一些实施例中,基于与第一区域相关联的第一图案密度与与第二区域相关联的第二图案密度之间的密度梯度来识别第一区域和第二区域。 例如,第一图案密度和第二图案密度是门密度和/或多密度。 为此,在第一区域和第二区域之间插入虚拟区域,虚拟区域包括基于第一相邻图案密度和第二相邻图案密度的渐变图案密度。 以这种方式,提供分级虚拟插入,从而提高阵列的边缘单元性能。
    • 4. 发明申请
    • GRADED DUMMY INSERTION
    • 分级DUMMY插入
    • US20140040836A1
    • 2014-02-06
    • US13562638
    • 2012-07-31
    • Wen-Shen ChouYung-Chow PengChih-Chiang ChangChin-Hua Wen
    • Wen-Shen ChouYung-Chow PengChih-Chiang ChangChin-Hua Wen
    • G06F17/50
    • G06F17/5068
    • Among other things, one or more techniques for graded dummy insertion and a resulting array are provided herein. For example an array is a metal oxide semiconductor (MOS) array, a metal oxide metal (MOM) array, or a resistor array. In some embodiments, a first region and a second region are identified based on a density gradient between a first pattern density associated with the first region and a second pattern density associated with the second region. For example, the first pattern density and the second pattern density are gate densities and/or poly densities. To this end, a dummy region is inserted between the first region and the second region, the dummy region includes a graded pattern density based on a first adjacent pattern density and a second adjacent pattern density. In this manner, graded dummy insertion is provided, thus enhancing edge cell performance for an array, for example.
    • 除此之外,本文提供了用于分级虚拟插入的一种或多种技术和所得到的阵列。 例如,阵列是金属氧化物半导体(MOS)阵列,金属氧化物金属(MOM)阵列或电阻阵列。 在一些实施例中,基于与第一区域相关联的第一图案密度与与第二区域相关联的第二图案密度之间的密度梯度来识别第一区域和第二区域。 例如,第一图案密度和第二图案密度是门密度和/或多密度。 为此,在第一区域和第二区域之间插入虚拟区域,虚拟区域包括基于第一相邻图案密度和第二相邻图案密度的渐变图案密度。 以这种方式,提供分级虚拟插入,从而提高阵列的边缘单元性能。