专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07847618B2 Peak power reduction methods in distributed charge pump systems 失效
标题翻译：分布式电荷泵系统的峰值功率降低方法
公开(公告)号：US07847618B2
公开(公告)日：2010-12-07
申请号：US11970771
申请日：2008-01-08
申请人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
发明人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
IPC分类号： H03K3/01
CPC分类号： H02M3/073 , H02M2003/077 , H03L5/00
摘要： A distributed charge pump system uses a delay element and frequency dividers to generate out of phase pump clock signals that drive different charge pumps, to offset peak current clock edges for each charge pump and thereby reduce overall peak power. Clock signal division and phase offset may be extended to multiple levels for further smoothing of the pump clock signal transitions. A dual frequency divider may be used which receives the clock signal and its complement, and generates two divided signals that are 90° out of phase. In an illustrative embodiment the clock generator comprises a variable-frequency clock source, and a voltage regulator senses an output voltage of the charge pumps, generates a reference voltage based on a currently selected frequency of the variable-frequency clock source, and temporarily disables the charge pumps (by turning off local pump clocks) when the output voltage is greater than the reference voltage.
摘要翻译：分布式电荷泵系统使用延迟元件和分频器产生驱动不同电荷泵的异相泵浦时钟信号，以抵消每个电荷泵的峰值电流时钟边缘，从而降低总体峰值功率。时钟信号分频和相位偏移可以扩展到多个级别，以进一步平滑泵时钟信号转换。可以使用双分频器，其接收时钟信号及其补码，并产生相位差为90°的两个分频信号。在说明性实施例中，时钟发生器包括可变频率时钟源，并且电压调节器感测电荷泵的输出电压，基于当前选择的可变频率时钟源的频率产生参考电压，并暂时禁用当输出电压大于参考电压时，电荷泵（通过关闭本地泵浦时钟）。

2. 发明申请

US20100220541A1 SWITCHED-CAPACITOR CHARGE PUMPS 有权
标题翻译：开关电容充电泵
公开(公告)号：US20100220541A1
公开(公告)日：2010-09-02
申请号：US12778960
申请日：2010-05-12
申请人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
发明人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
IPC分类号： G11C5/14 , G05F3/02
CPC分类号： H02M3/07 , G11C5/145 , G11C11/4074 , G11C2207/104
摘要： A switched-capacitor charge pump comprises a two-phase charging circuit, cross-coupled transistors connected to output nodes of the switched capacitors, and a pump output connected to source terminals of the cross-coupled transistors. The charge pump has side transistors for boosting charge transfer, and gating logic of the side transistors includes level shifters which control connections to the pump output or a reference voltage. Negative and positive charge pump embodiments are provided. The charging circuit advantageously utilizes non-overlapping wide and narrow clock signals to generate multiple gating signals. The pump clock circuit preferably provides independent, programmable adjustment of the widths of the wide and narrow clock signals. An override mode can be provided using clamping circuits which shunt the pump output to the second nodes of the switched capacitors.
摘要翻译：开关电容器电荷泵包括两相充电电路，连接到开关电容器的输出节点的交叉耦合晶体管和连接到交叉耦合晶体管的源极端子的泵浦输出。电荷泵具有用于升压电荷转移的侧晶体管，并且侧晶体管的选通逻辑包括电平转换器，其控制与泵输出的连接或参考电压。提供负电荷泵和正电荷泵实施例。充电电路有利地利用非重叠的宽和窄的时钟信号来产生多个门控信号。泵时钟电路优选地提供宽和窄时钟信号的宽度的独立的可编程调整。可以使用将泵浦输出分流到开关电容器的第二节点的钳位电路来提供覆盖模式。

3. 发明授权

US07760010B2 Switched-capacitor charge pumps 有权
标题翻译：开关电容充电泵
公开(公告)号：US07760010B2
公开(公告)日：2010-07-20
申请号：US11927784
申请日：2007-10-30
申请人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
发明人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
IPC分类号： G05F1/46 , H02M3/18
CPC分类号： H02M3/07 , G11C5/145 , G11C11/4074 , G11C2207/104
摘要： A switched-capacitor charge pump comprises a two-phase charging circuit, cross-coupled transistors connected to output nodes of the switched capacitors, and a pump output connected to source terminals of the cross-coupled transistors. The charge pump has side transistors for boosting charge transfer, and gating logic of the side transistors includes level shifters which control connections to the pump output or a reference voltage. Negative and positive charge pump embodiments are provided. The charging circuit advantageously utilizes non-overlapping wide and narrow clock signals to generate multiple gating signals. The pump clock circuit preferably provides independent, programmable adjustment of the widths of the wide and narrow clock signals. An override mode can be provided using clamping circuits which shunt the pump output to the second nodes of the switched capacitors.
摘要翻译：开关电容器电荷泵包括两相充电电路，连接到开关电容器的输出节点的交叉耦合晶体管和连接到交叉耦合晶体管的源极端子的泵浦输出。电荷泵具有用于升压电荷转移的侧晶体管，并且侧晶体管的选通逻辑包括电平转换器，其控制与泵输出的连接或参考电压。提供负电荷泵和正电荷泵实施例。充电电路有利地利用非重叠的宽和窄的时钟信号来产生多个门控信号。泵时钟电路优选地提供宽和窄时钟信号的宽度的独立的可编程调整。可以使用将泵浦输出分流到开关电容器的第二节点的钳位电路来提供覆盖模式。

4. 发明授权

US07414436B1 Limited switch dynamic logic cell based register 有权
标题翻译：有限开关动态逻辑单元的寄存器
公开(公告)号：US07414436B1
公开(公告)日：2008-08-19
申请号：US11877898
申请日：2007-10-24
申请人： Peter J. Klim , Jethro C. Law , Trong V. Luong , Abraham Mathews
发明人： Peter J. Klim , Jethro C. Law , Trong V. Luong , Abraham Mathews
IPC分类号： H03K19/00
CPC分类号： H03K19/0963
摘要： A circuit that has a limited switch dynamic logic gate having a front end logic circuit and a latch. The output of the front end logic circuit is connected to an input of the latch, and the front end logic circuit evaluates a set of input signals applied to the front end logic circuit to generate an output signal. The latch receives and holds the output signal. The circuit also has a logic circuit having an output connected to a clock input in the front end logic circuit. The logic circuit generates a modified clock signal in response to receiving a clock signal from a clock source, and the modified clock signal has a duration that provides a minimum period of time for the front end logic to evaluate the set of input signals and generate the output signal.
摘要翻译：具有有限开关动态逻辑门的电路，其具有前端逻辑电路和锁存器。前端逻辑电路的输出连接到锁存器的输入，前端逻辑电路评估施加到前端逻辑电路的一组输入信号以产生输出信号。锁存器接收并保持输出信号。电路还具有逻辑电路，其输出端连接到前端逻辑电路中的时钟输入端。逻辑电路响应于从时钟源接收时钟信号而产生修改的时钟信号，并且修改的时钟信号具有提供最小时间段的持续时间，用于前端逻辑以评估该组输入信号并产生输出信号。

5. 发明申请

US20090174441A1 Peak Power Reduction Methods in Distributed Charge Pump Systems 失效
标题翻译：分布式电荷泵系统的峰值功率降低方法
公开(公告)号：US20090174441A1
公开(公告)日：2009-07-09
申请号：US11970771
申请日：2008-01-08
申请人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
发明人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
IPC分类号： H03K21/00 , H03L7/06 , G06F1/04
CPC分类号： H02M3/073 , H02M2003/077 , H03L5/00
摘要： A distributed charge pump system uses a delay element and frequency dividers to generate out of phase pump clock signals that drive different charge pumps, to offset peak current clock edges for each charge pump and thereby reduce overall peak power. Clock signal division and phase offset may be extended to multiple levels for further smoothing of the pump clock signal transitions. A dual frequency divider may be used which receives the clock signal and its complement, and generates two divided signals that are 90° out of phase. In an illustrative embodiment the clock generator comprises a variable-frequency clock source, and a voltage regulator senses an output voltage of the charge pumps, generates a reference voltage based on a currently selected frequency of the variable-frequency clock source, and temporarily disables the charge pumps (by turning off local pump clocks) when the output voltage is greater than the reference voltage.
摘要翻译：分布式电荷泵系统使用延迟元件和分频器产生驱动不同电荷泵的异相泵浦时钟信号，以抵消每个电荷泵的峰值电流时钟边缘，从而降低总体峰值功率。时钟信号分频和相位偏移可以扩展到多个级别，以进一步平滑泵时钟信号转换。可以使用双分频器，其接收时钟信号及其补码，并产生相位差为90°的两个分频信号。在说明性实施例中，时钟发生器包括可变频率时钟源，并且电压调节器感测电荷泵的输出电压，基于当前选择的可变频率时钟源的频率产生参考电压，并暂时禁用当输出电压大于参考电压时，电荷泵（通过关闭本地泵浦时钟）。

6. 发明申请

US20090108888A1 Switched-Capacitor Charge Pumps 有权
标题翻译：开关电容充电泵
公开(公告)号：US20090108888A1
公开(公告)日：2009-04-30
申请号：US11927784
申请日：2007-10-30
申请人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
发明人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
IPC分类号： H03L7/06 , G05F1/10
CPC分类号： H02M3/07 , G11C5/145 , G11C11/4074 , G11C2207/104
摘要： A switched-capacitor charge pump comprises a two-phase charging circuit, cross-coupled transistors connected to output nodes of the switched capacitors, and a pump output connected to source terminals of the cross-coupled transistors. The charge pump has side transistors for boosting charge transfer, and gating logic of the side transistors includes level shifters which control connections to the pump output or a reference voltage. Negative and positive charge pump embodiments are provided. The charging circuit advantageously utilizes non-overlapping wide and narrow clock signals to generate multiple gating signals. The pump clock circuit preferably provides independent, programmable adjustment of the widths of the wide and narrow clock signals. An override mode can be provided using clamping circuits which shunt the pump output to the second nodes of the switched capacitors.
摘要翻译：开关电容器电荷泵包括两相充电电路，连接到开关电容器的输出节点的交叉耦合晶体管和连接到交叉耦合晶体管的源极端子的泵浦输出。电荷泵具有用于升压电荷转移的侧晶体管，并且侧晶体管的选通逻辑包括电平转换器，其控制与泵输出的连接或参考电压。提供负电荷泵和正电荷泵实施例。充电电路有利地利用非重叠的宽和窄的时钟信号来产生多个门控信号。泵时钟电路优选地提供宽和窄时钟信号的宽度的独立的可编程调整。可以使用将泵浦输出分流到开关电容器的第二节点的钳位电路来提供覆盖模式。

7. 发明申请

US20090108875A1 Structure for a Limited Switch Dynamic Logic Cell Based Register 审中-公开
标题翻译：一种有限开关动态逻辑单元的寄存器结构
公开(公告)号：US20090108875A1
公开(公告)日：2009-04-30
申请号：US12174543
申请日：2008-07-16
申请人： Peter J. Klim , Jethro C. Law , Trong V. Luong , Abraham Mathews
发明人： Peter J. Klim , Jethro C. Law , Trong V. Luong , Abraham Mathews
IPC分类号： H03K19/096 , G06F17/50 , H03K19/00
CPC分类号： H03K19/0963
摘要： A design structure for a circuit that has a limited switch dynamic logic gate having a front end logic circuit and a latch. The output of the front end logic circuit is connected to an input of the latch, and the front end logic circuit evaluates a set of input signals applied to the front end logic circuit to generate an output signal. The latch receives and holds the output signal. The circuit also has a logic circuit having an output connected to a clock input in the front end logic circuit. The logic circuit generates a modified clock signal in response to receiving a clock signal from a clock source, and the modified clock signal has a duration that provides a minimum period of time for the front end logic to evaluate the set of input signals and generate the output signal.
摘要翻译：具有具有前端逻辑电路和锁存器的有限开关动态逻辑门的电路的设计结构。前端逻辑电路的输出连接到锁存器的输入，前端逻辑电路评估施加到前端逻辑电路的一组输入信号以产生输出信号。锁存器接收并保持输出信号。电路还具有逻辑电路，其输出端连接到前端逻辑电路中的时钟输入端。逻辑电路响应于从时钟源接收时钟信号而产生修改的时钟信号，并且修改的时钟信号具有提供最小时间段的持续时间，用于前端逻辑以评估该组输入信号并产生输出信号。

8. 发明申请

US20090108874A1 Limited Switch Dynamic Logic Cell Based Register 失效
标题翻译：限制开关基于动态逻辑单元的寄存器
公开(公告)号：US20090108874A1
公开(公告)日：2009-04-30
申请号：US12172656
申请日：2008-07-14
申请人： Peter J. Klim , Jethro C. Law , Trong V. Luong , Abraham Mathews
发明人： Peter J. Klim , Jethro C. Law , Trong V. Luong , Abraham Mathews
IPC分类号： H03K19/096 , H03K19/00
CPC分类号： H03K19/0963
摘要： A circuit that has a limited switch dynamic logic gate having a front end logic circuit and a latch. The output of the front end logic circuit is connected to an input of the latch, and the front end logic circuit evaluates a set of input signals applied to the front end logic circuit to generate an output signal. The latch receives and holds the output signal. The circuit also has a logic circuit having an output connected to a clock input in the front end logic circuit. The logic circuit generates a modified clock signal in response to receiving a clock signal from a clock source, and the modified clock signal has a duration that provides a minimum period of time for the front end logic to evaluate the set of input signals and generate the output signal.
摘要翻译：具有有限开关动态逻辑门的电路，其具有前端逻辑电路和锁存器。前端逻辑电路的输出连接到锁存器的输入，前端逻辑电路评估施加到前端逻辑电路的一组输入信号以产生输出信号。锁存器接收并保持输出信号。电路还具有逻辑电路，其输出端连接到前端逻辑电路中的时钟输入端。逻辑电路响应于从时钟源接收时钟信号而产生修改的时钟信号，并且修改的时钟信号具有提供最小时间段的持续时间，用于前端逻辑以评估该组输入信号并产生输出信号。

9. 发明授权

US08138820B2 Peak power reduction methods in distributed charge pump systems 失效
标题翻译：分布式电荷泵系统的峰值功率降低方法
公开(公告)号：US08138820B2
公开(公告)日：2012-03-20
申请号：US13101139
申请日：2011-05-05
申请人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
发明人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
IPC分类号： H03K3/01
CPC分类号： H02M3/073 , H02M2003/077 , H03L5/00
摘要： A distributed charge pump system uses a delay element and frequency dividers to generate out of phase pump clock signals that drive different charge pumps, to offset peak current clock edges for each charge pump and thereby reduce overall peak power. Clock signal division and phase offset may be extended to multiple levels for further smoothing of the pump clock signal transitions. A dual frequency divider may be used which receives the clock signal and its complement, and generates two divided signals that are 90° out of phase. In an illustrative embodiment the clock generator comprises a variable-frequency clock source, and a voltage regulator senses an output voltage of the charge pumps, generates a reference voltage based on a currently selected frequency of the variable-frequency clock source, and temporarily disables the charge pumps (by turning off local pump clocks) when the output voltage is greater than the reference voltage.
摘要翻译：分布式电荷泵系统使用延迟元件和分频器产生驱动不同电荷泵的异相泵浦时钟信号，以抵消每个电荷泵的峰值电流时钟边缘，从而降低总体峰值功率。时钟信号分频和相位偏移可以扩展到多个级别，以进一步平滑泵时钟信号转换。可以使用双分频器，其接收时钟信号及其补码，并产生相位差为90°的两个分频信号。在说明性实施例中，时钟发生器包括可变频率时钟源，并且电压调节器感测电荷泵的输出电压，基于当前选择的可变频率时钟源的频率产生参考电压，并暂时禁用当输出电压大于参考电压时，电荷泵（通过关闭本地泵浦时钟）。

10. 发明申请

US20110204931A1 PEAK POWER REDUCTION METHODS IN DISTRIBUTED CHARGE PUMP SYSTEMS 失效
标题翻译：分布式充电泵系统中的峰值功率降低方法
公开(公告)号：US20110204931A1
公开(公告)日：2011-08-25
申请号：US13101139
申请日：2011-05-05
申请人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
发明人： Fadi H. Gebara , Jente B. Kuang , Abraham Mathews
IPC分类号： H03B19/00 , G05F3/02
CPC分类号： H02M3/073 , H02M2003/077 , H03L5/00
摘要： A distributed charge pump system uses a delay element and frequency dividers to generate out of phase pump clock signals that drive different charge pumps, to offset peak current clock edges for each charge pump and thereby reduce overall peak power. Clock signal division and phase offset may be extended to multiple levels for further smoothing of the pump clock signal transitions. A dual frequency divider may be used which receives the clock signal and its complement, and generates two divided signals that are 90° out of phase. In an illustrative embodiment the clock generator comprises a variable-frequency clock source, and a voltage regulator senses an output voltage of the charge pumps, generates a reference voltage based on a currently selected frequency of the variable-frequency clock source, and temporarily disables the charge pumps (by turning off local pump clocks) when the output voltage is greater than the reference voltage.
摘要翻译：分布式电荷泵系统使用延迟元件和分频器产生驱动不同电荷泵的异相泵浦时钟信号，以抵消每个电荷泵的峰值电流时钟边缘，从而降低总体峰值功率。时钟信号分频和相位偏移可以扩展到多个级别，以进一步平滑泵时钟信号转换。可以使用双分频器，其接收时钟信号及其补码，并产生相位差为90°的两个分频信号。在说明性实施例中，时钟发生器包括可变频率时钟源，并且电压调节器感测电荷泵的输出电压，基于当前选择的可变频率时钟源的频率产生参考电压，并暂时禁用当输出电压大于参考电压时，电荷泵（通过关闭本地泵浦时钟）。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式