专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US6016393A System and method for distributed computation based upon the movement, execution, and interaction of processes in a network 失效
标题翻译：基于网络中进程的移动，执行和交互的分布式计算的系统和方法
公开(公告)号：US6016393A
公开(公告)日：2000-01-18
申请号：US798675
申请日：1997-02-10
申请人： James E. White , Christopher S. Helgeson , Douglas A. Steedman
发明人： James E. White , Christopher S. Helgeson , Douglas A. Steedman
IPC分类号： G06F15/16 , G06F9/44 , G06F9/46 , G06F9/50 , G06F13/00 , G06N5/04
CPC分类号： G06F9/4862 , G06F9/465 , G06F9/54
摘要： A distributed computing environment in which agent processes direct their own movement through a computer network. Place processes provide a computing context within which agent processes are interpreted. An agent process controls its movement from one place process to another within the network by using a ticket. An agent process which moves from one place process to another transports definitions of classes of which objects included in the agent process are members. An agent process which moves from one place process to a second place process avoids unnecessary transportation of objects included in the agent process by substituting equivalent objects which are found in the second place process. An agent process sends clones of the agent process to several place processes simultaneously. If two clones travel along paths which are coextensive for an initial portion thereof, a single clone is transported along the initial portion of the paths and other clones are formed from the single clone, thereby avoiding transferring redundant information along communications media. Two agent processes, which occupy a single place process, interact by exchanging references to one another. The single place process ensures that neither agent process receives a reference to the other agent process without simultaneously giving to the other agent process a reference to the former agent process. Unauthorized or inadvertent excessive use of network resources by an agent process, or a place process, is prevented by associating with each process a permit which defines various capabilities and resource allowances of the process.
摘要翻译：分布式计算环境，其中代理程序通过计算机网络引导他们自己的移动。放置过程提供了代理过程被解释的计算环境。代理进程通过使用机票来控制其从网络中的一个进程移动到另一个进程。从一个位置进程移动到另一个位置的代理进程传输代理进程中包括的对象的类的定义是成员。从一个位置进程移动到第二个位置进程的代理进程通过替换在第二个进程中找到的等效对象来避免包含在代理进程中的对象的不必要的传送。代理进程将代理进程的克隆同时发送到多个位置进程。如果两个克隆沿着其初始部分共同延伸的路径行进，则沿着路径的初始部分传送单个克隆，并且从单个克隆形成其他克隆，从而避免沿着通信介质传送冗余信息。两个代理进程占据一个单一的过程，通过彼此交换引用进行交互。单个进程确保代理进程都不会在不同时向其他代理进程引用前代理进程的情况下接收对其他代理进程的引用。通过与每个进程关联定义过程的各种能力和资源允许的许可证来防止代理进程或位置进程的未授权或无意的过度使用网络资源。

2. 发明授权

US5793993A Method for transmitting bus commands and data over two wires of a serial bus 失效
标题翻译：通过串行总线的两条线传输总线命令和数据的方法
公开(公告)号：US5793993A
公开(公告)日：1998-08-11
申请号：US516840
申请日：1995-08-18
申请人： Walter F. Broedner , Anthony M. Faddell , Stephen G. Perlman , John E. Watkins
发明人： Walter F. Broedner , Anthony M. Faddell , Stephen G. Perlman , John E. Watkins
IPC分类号： G06F13/42 , G06F13/40
CPC分类号： G06F13/4291
摘要： A low power, single master, variable clock rate, daisy-chainable, serial bus connects a bus dispatch (master) to a chain of one or more daisy-chained peripheral devices (slaves). The bus has a bidirectional serial data line, a bidirectional clock line, unidirectional interrupt line, power and ground lines. All bus transactions over the bus occur under bus dispatch commands. If a peripheral device interrupts the bus dispatch, bus dispatch issues commands over the bus to determine which device caused the interrupt and what service is being requested by the device. The bus dispatch may then turn control of the data and clock lines over to the peripheral device for a limited amount of time depending on the service requested. New peripheral devices can be connected onto the bus and unused peripheral devices can be disconnected from the bus while the bus is operating without causing a bus failure. Similarly, bus dispatch may enter a low power sleep mode from which it may be awakened by a peripheral device. In some embodiments, additional lines such as battery charging lines and/or signal lines for other serial buses such as RS-232 and RS-422 are provided.
摘要翻译：低功耗，单主机，可变时钟速率，菊花链式串行总线将总线调度（主机）连接到一个或多个菊花链外围设备（从站）的链路。总线具有双向串行数据线，双向时钟线，单向中断线，电源线和接地线。总线上的所有总线事务都发生在总线调度命令下。如果外围设备中断总线调度，总线调度通过总线发出命令，以确定哪个设备导致中断以及设备请求哪些服务。然后，总线调度可以根据所请求的服务将数据和时钟线的控制转移到外围设备一段有限的时间。新的外围设备可以连接到总线上，而总线正在运行时，未使用的外围设备可以与总线断开连接，而不会导致总线故障。类似地，总线调度可以进入低功耗睡眠模式，由此可以由外围设备唤醒。在一些实施例中，提供了用于诸如RS-232和RS-422的其它串行总线的附加线，例如电池充电线和/或信号线。

3. 发明授权

US5603031A System and method for distributed computation based upon the movement, execution, and interaction of processes in a network 失效
标题翻译：基于网络中进程的移动，执行和交互的分布式计算的系统和方法
公开(公告)号：US5603031A
公开(公告)日：1997-02-11
申请号：US90521
申请日：1993-07-08
申请人： James E. White , Christopher S. Helgeson , Douglas A. Steedman
发明人： James E. White , Christopher S. Helgeson , Douglas A. Steedman
IPC分类号： G06F15/16 , G06F9/44 , G06F9/46 , G06F9/50 , G06F13/00 , G06N5/04
CPC分类号： G06F9/4862 , G06F9/465 , G06F9/54
摘要： A distributed computing environment in which agent processes direct their own movement through a computer network. Place processes provide a computing context within which agent processes are interpreted. An agent process controls its movement from one place process to another within the network by using a ticket. An agent process which moves from one place process to another transports definitions of classes of which objects included in the agent process are members. An agent process which moves from one place process to a second place process avoids unnecessary transportation of objects included in the agent process by substituting equivalent objects which are found in the second place process. An agent process sends clones of the agent process to several place processes simultaneously. If two clones travel along paths which are coextensive for an initial portion thereof, a single clone is transported along the initial portion of the paths and other clones are formed from the single clone, thereby avoiding transferring redundant information along communications media. Two agent processes, which occupy a single place process, interact by exchanging references to one another. The single place process ensures that neither agent process receives a reference to the other agent process without simultaneously giving to the other agent process a reference to the former agent process. Unauthorized or inadvertent excessive use of network resources by an agent process, or a place process, is prevented by associating with each process a permit which defines various capabilities and resource allowances of the process.
摘要翻译：分布式计算环境，其中代理程序通过计算机网络引导他们自己的移动。放置过程提供了代理过程被解释的计算环境。代理进程通过使用机票来控制其从网络中的一个进程移动到另一个进程。从一个位置进程移动到另一个位置的代理进程传输代理进程中包括的对象的类的定义是成员。从一个位置进程移动到第二个位置进程的代理进程通过替换在第二个进程中找到的等效对象来避免包含在代理进程中的对象的不必要的传送。代理进程将代理进程的克隆同时发送到多个位置进程。如果两个克隆沿着其初始部分共同延伸的路径行进，则沿着路径的初始部分传送单个克隆，并且从单个克隆形成其他克隆，从而避免沿着通信介质传送冗余信息。两个代理进程占据一个单一的过程，通过彼此交换引用进行交互。单个进程确保代理进程都不会在不同时向其他代理进程引用前代理进程的情况下接收对其他代理进程的引用。通过与每个进程关联定义过程的各种能力和资源允许的许可证来防止代理进程或位置进程的未授权或无意的过度使用网络资源。

4. 发明申请

US20050091057A1 Voice application development methodology 审中-公开
标题翻译：语音应用开发方法
公开(公告)号：US20050091057A1
公开(公告)日：2005-04-28
申请号：US10017435
申请日：2001-12-14
申请人： Mark Phillips , Pericles Haleftiras , Jon Layton , Lizanne Kaiser , Jonathan Cook
发明人： Mark Phillips , Pericles Haleftiras , Jon Layton , Lizanne Kaiser , Jonathan Cook
IPC分类号： G10L15/22 , G10L15/28 , G10L11/00
CPC分类号： G10L15/22 , G10L15/30
摘要： A method of utilizing one or more generic software components to develop a specific voice application. The generic software components are configured to enable development of a specific voice application. The generic software components include a generic dialog asset that is stored in a repository. The method further comprises the step of deploying the specific voice application in a deployment environment, wherein the deployment environment includes the repository.
摘要翻译：一种利用一个或多个通用软件组件开发特定语音应用的方法。通用软件组件被配置为能够开发特定的语音应用。通用软件组件包括存储在存储库中的通用对话框资源。该方法还包括在部署环境中部署特定语音应用的步骤，其中部署环境包括存储库。

5. 发明授权

US5938742A Method for configuring an intelligent low power serial bus 失效
标题翻译：配置智能低功率串行总线的方法
公开(公告)号：US5938742A
公开(公告)日：1999-08-17
申请号：US516857
申请日：1995-08-18
申请人： Anthony M. Faddell , Walter F. Broedner
发明人： Anthony M. Faddell , Walter F. Broedner
IPC分类号： G06F13/42 , G06F13/00 , G06F13/14
CPC分类号： G06F13/4256
摘要： A low power, single master, variable clock rate, daisy-chainable, serial bus connects a bus dispatch (master) to a chain of one or more daisy-chained peripheral devices (slaves). The bus has a bidirectional serial data line, a bidirectional clock line, unidirectional interrupt line, power and ground lines. A method for configuring the bus includes detecting connection and disconnection of a peripheral device to the bus. In the method, a last peripheral device on the bus is assigned the second status and all other peripheral devices on the bus are assigned the first status. Each peripheral device assigned the first status is configured to pass therethrough an interrupt signal on the bus. The last peripheral device is configured to invert an interrupt signal on the bus from a peripheral device that is newly attached to the bus. A peripheral device newly connected to the bus generates an interrupt signal that is inverted by the last peripheral device and transmitted over the bus to a host computer for the bus. Also, an interrupt signal is driven on the bus by one peripheral device on the bus upon disconnection of another peripheral device on the bus where the another peripheral device is downstream on the bus from the one peripheral device.
摘要翻译：低功耗，单主机，可变时钟速率，菊花链式串行总线将总线调度（主机）连接到一个或多个菊花链外围设备（从站）的链路。总线具有双向串行数据线，双向时钟线，单向中断线，电源线和接地线。用于配置总线的方法包括检测外围设备到总线的连接和断开。在该方法中，总线上的最后一个外围设备被分配第二个状态，总线上的所有其他外围设备被分配第一个状态。分配有第一状态的每个外围设备都配置为通过总线上的中断信号。最后一个外围设备配置为将总线上的中断信号从新连接到总线的外围设备进行反相。新连接到总线的外围设备产生中断信号，该中断信号被最后一个外围设备反相，并通过总线发送到总线的主计算机。此外，总线上的一个外围设备在总线上断开另一个外围设备的总线上的一个外围设备在总线上驱动中断信号，其中另一个外围设备在总线上从一个外围设备下游。

6. 发明授权

US5787298A Bus interface circuit for an intelligent low power serial bus 失效
标题翻译：用于智能低功率串行总线的总线接口电路
公开(公告)号：US5787298A
公开(公告)日：1998-07-28
申请号：US516849
申请日：1995-08-18
申请人： Walter F. Broedner , Anthony M. Faddell
发明人： Walter F. Broedner , Anthony M. Faddell
IPC分类号： G06F1/26 , G06F1/32
CPC分类号： G06F1/266 , G06F1/26
摘要： A low power, single master, variable clock rate, daisy-chainable, serial bus connects a bus dispatch (master) to a chain of one or more daisy-chained peripheral devices (slaves). The bus has a bidirectional serial data line, a bidirectional clock line, unidirectional interrupt line, power and ground lines. Each peripheral device includes a first bidirectional signal line, a second bidirectional signal line coupled to the bus clock and data lines, respectively, and an interface circuit coupled to the first and second bidirectional signal lines. The interface circuit includes a first buffer circuit coupled to the first and second bidirectional signal lines, and a second buffer circuit coupled to the first buffer circuit. A control circuit in the interface circuit couples the first and second buffer circuits where in a first mode of operation, the control circuit passes signals on the first and second bidirectional signal lines through the first and second buffer circuits, and in a second mode of operation, the control circuit passes signals on the first and second bidirectional signal lines through the first buffer circuit and configures the second buffer circuit to terminate the first bidirectional signal line. Thus bus power supply line is coupled to the interface circuit and a voltage on the power supply line is used to power the first and second buffer circuits and the control circuit. The bus interrupt line is coupled to the control circuit of the interface circuit. The interface circuit is also coupled to signal lines of the peripheral device.
摘要翻译：低功耗，单主机，可变时钟速率，菊花链式串行总线将总线调度（主机）连接到一个或多个菊花链外围设备（从站）的链路。总线具有双向串行数据线，双向时钟线，单向中断线，电源线和接地线。每个外围设备分别包括耦合到总线时钟和数据线的第一双向信号线，第二双向信号线和耦合到第一和第二双向信号线的接口电路。接口电路包括耦合到第一和第二双向信号线的第一缓冲电路和耦合到第一缓冲电路的第二缓冲电路。接口电路中的控制电路耦合第一和第二缓冲电路，其中在第一操作模式中，控制电路通过第一和第二缓冲电路通过第一和第二双向信号线上的信号，并且在第二操作模式控制电路通过第一缓冲电路使第一和第二双向信号线上的信号通过，并配置第二缓冲电路以终止第一双向信号线。因此，总线电源线耦合到接口电路，并且使用电源线上的电压为第一和第二缓冲电路和控制电路供电。总线中断线耦合到接口电路的控制电路。接口电路还耦合到外围设备的信号线。

7. 发明授权

US5611031A Graphical user interface for modifying object characteristics using coupon objects 失效
标题翻译：用于使用优惠券对象修改对象特征的图形用户界面
公开(公告)号：US5611031A
公开(公告)日：1997-03-11
申请号：US236728
申请日：1994-04-29
申请人： Andrew J. Hertzfeld , William D. Atkinson , Susan D. Kare
发明人： Andrew J. Hertzfeld , William D. Atkinson , Susan D. Kare
IPC分类号： G06F3/033 , G06F3/048 , G06T11/00
CPC分类号： G06F3/0481 , G06F3/04845
摘要： A graphical user interface for changing characteristics, properties, or attributes of graphical objects in which particular values of particular characteristics are represented themselves as graphical objects called coupons. A user changes a characteristic of a graphical object by selecting a coupon representing a desired value of the characteristic and indicating that the coupon is to be applied to the graphical object. A coupon is selected and applied using a drag and drop technique. Particular values of particular characteristics of a first graphical object can be transferred to a second graphical object by use of a tinker window graphical user interface. A tinker window contains one or more coupons representing the state of the first object in terms of characteristics of the first object. The user selects a coupon from the tinker window and applies the coupon to the second object to transfer to the second object a characteristic of the first object. In some instances, the particular characteristic represented by the coupon is a series of computer instructions associated with a graphical object.
摘要翻译：用于改变图形对象的特征，属性或属性的图形用户界面，其中将特定特征的特定值本身表示为称为优惠券的图形对象。用户通过选择表示特征的期望值的优惠券并且指示要将优惠券应用于图形对象来改变图形对象的特征。使用拖放技术选择并应用优惠券。可以通过使用修补程序窗口图形用户界面将第一图形对象的特定特征的特定值传送到第二图形对象。修补程序窗口包含一个或多个代表第一个对象的状态的优惠券，就第一个对象的特征而言。用户从修补程序窗口中选择优惠券并将优惠券应用于第二对象，以将第一对象的特征传送给第二对象。在某些情况下，由优惠券表示的特定特征是与图形对象相关联的一系列计算机指令。

8. 发明授权

US5812796A Support structures for an intelligent low power serial bus 失效
标题翻译：支持智能低功率串行总线的结构
公开(公告)号：US5812796A
公开(公告)日：1998-09-22
申请号：US517003
申请日：1995-08-18
申请人： Walter F. Broedner , Anthony M. Fadell
发明人： Walter F. Broedner , Anthony M. Fadell
IPC分类号： G06F13/42 , G06F13/00
CPC分类号： G06F13/4291
摘要： A low power, single master, variable clock rate, daisy-chainable, serial bus connects a bus dispatch (master) to a chain of one or more daisy-chained peripheral devices (slaves). The bus has a bidirectional serial data line, a bidirectional clock line, unidirectional interrupt line, power and ground lines. Each peripheral device includes a plurality of serial bus support structures. For example, the serial bus support structures can include an interrupt generation circuit, a power-on circuit, and a wake-up interrupt generation circuit, and a wake-up interrupt propagation circuit.
摘要翻译：低功耗，单主机，可变时钟速率，菊花链式串行总线将总线调度（主机）连接到一个或多个菊花链外围设备（从站）的链路。总线具有双向串行数据线，双向时钟线，单向中断线，电源线和接地线。每个外围设备包括多个串行总线支持结构。例如，串行总线支持结构可以包括中断产生电路，上电电路和唤醒中断产生电路以及唤醒中断传播电路。

9. 发明授权

US6021275A Object code structure and method for translation of architecture independent program implementations 失效
标题翻译：用于架构独立程序实现的翻译的对象代码结构和方法
公开(公告)号：US6021275A
公开(公告)日：2000-02-01
申请号：US692357
申请日：1996-08-05
申请人： Waldemar Horwat
发明人： Waldemar Horwat
IPC分类号： G06F7/76 , G06F9/45 , G06F12/10
CPC分类号： G06F7/768 , G06F8/41
摘要： Endian format affects the representation of both literal data and pointer data whether represented in a global data specification (i.e., in a data section) or as immediate operand values in-line with Intercode instructions. The present invention provides for endian-independent representation of literal data, pointer data, literal operands and pointer operands. For literal data represented in a data section, an associated data translation script provides an Intercode translator with translation instructions for transforming byte ordering within the data section on a unit-of-storage by unit-of-storage basis (if required for the particular target processor). In this way, literal data of arbitrary structure can be specified independent of endian format. For pointer data represented in the data section, the associated data translation script provides the Intercode translator with relocation expressions for transforming pointer data values to effective memory addresses. Relocation expressions compute a linear combination of relterms, wherein relterms include constants, data section addresses, function gate addresses, and translation time constants. The translation time constants evaluate to a first value if evaluated on a little-endian target processor and to a second value if evaluated on a big-endian target processor. In this way, pointer data values can be specified independent of actual runtime location of the data to which the pointer operand refers and independent of endian format. A sequence of transformation instructions and relocation expressions are provided in the form of a data translation script to allow for endian-independent representation arbitrary data structures which include both literal and pointer data.
摘要翻译：尾数格式影响文字数据和指针数据的表示，无论是在全局数据规范中（即在数据部分中）表示还是作为与Intercode指令一致的立即操作数值。本发明提供文字数据，指针数据，文字操作数和指针操作数的字节独立表示。对于在数据部分中表示的字面数据，相关联的数据转换脚本提供具有翻译指令的翻译指令，用于通过基于存储单元（如果特定目标需要）在存储单元上的数据部分内变换字节排序处理器）。这样，任意结构的文字数据都可以独立于endian格式进行指定。对于在数据部分中表示的指针数据，关联的数据转换脚本为Intercode转换器提供了将指针数据值转换为有效存储器地址的重定位表达式。重定位表达式计算关系的线性组合，其中relterms包括常数，数据段地址，函数门地址和转换时间常数。如果在小端目标处理器上进行评估，则转换时间常数将计算为第一个值，如果在大端目标处理器上进行评估，则该转换时间常数将计算为第一个值。以这种方式，指针数据值可以独立于指针操作数引用的数据的实际运行时位置而独立于端序格式来指定。以数据转换脚本的形式提供了一系列变换指令和重定位表达式，以允许独立于表示方式的任意数据结构，包括文字和指针数据。

10. 发明授权

US5675811A Method for transmitting information over an intelligent low power serial bus 失效
标题翻译：通过智能低功率串行总线传输信息的方法
公开(公告)号：US5675811A
公开(公告)日：1997-10-07
申请号：US516850
申请日：1995-08-18
申请人： Walter F. Broedner , Anthony M. Fadell , Stephen G. Perlman , John E. Watkins
发明人： Walter F. Broedner , Anthony M. Fadell , Stephen G. Perlman , John E. Watkins
IPC分类号： G06F13/42 , G06F11/30
CPC分类号： G06F13/4291
摘要： A low power, single master, variable clock rate, daisy-chainable, serial bus connects a bus dispatch in a base station (master) to a chain of one or more daisy-chained peripheral devices (slaves). The bus has a bidirectional serial data line, a bidirectional clock line, unidirectional interrupt line, power and ground lines. Data and commands are sent from the base station to a peripheral device, and data is received from the peripheral device by the base station by configuring each peripheral device on the bus to receive data and clock signals from the base station in an idle mode of operation. Upon a command send being transmitted by the base station, all peripheral devices on the serial bus between the base station and an addressed peripheral device remain in the idle mode and the addressed peripheral device is connected to the bus so that clock and data signals on the bus to are passed to the peripheral device. When the peripheral devices on the bus are in the idle mode of operation, and the base station transmits a command get to an addressed peripheral device, the addressed peripheral device and all peripheral devices between the addressed peripheral device and the base station are reconfigured to transmit clock and data signals from the addressed peripheral device to the base station.
摘要翻译：低功耗，单主机，可变时钟速率，菊花链式串行总线将基站（主站）中的总线调度连接到一个或多个菊花链外围设备（从站）的链路。总线具有双向串行数据线，双向时钟线，单向中断线，电源线和接地线。数据和命令从基站发送到外围设备，并且基站通过配置总线上的每个外围设备从外围设备接收数据，以在空闲操作模式下从基站接收数据和时钟信号。当基站发送的命令发送时，基站和寻址的外围设备之间的串行总线上的所有外围设备保持在空闲模式，并且所寻址的外围设备连接到总线，使得时钟和数据信号在总线传递到外围设备。当总线上的外围设备处于空闲操作模式时，并且基站向寻址的外围设备发送命令，寻址的外围设备和所寻址的外围设备与基站之间的所有外围设备被重新配置为传送时钟和数据信号从寻址的外围设备到基站。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式