会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 82. 发明授权
    • Semiconductor device and manufacturing method therefor
    • 半导体装置及其制造方法
    • US06884668B2
    • 2005-04-26
    • US10370055
    • 2003-02-21
    • Shunpei YamazakiAtsuo IsobeTamae TakanoHidekazu Miyairi
    • Shunpei YamazakiAtsuo IsobeTamae TakanoHidekazu Miyairi
    • H01L21/20H01L21/77H01L21/84H01L27/12H01L21/00H01L29/04
    • H01L21/02691H01L21/02678H01L21/02683H01L21/2022H01L27/12H01L27/1281
    • To provide devices relating to a manufacturing method for a semiconductor device using a laser crystallization method, which is capable of reducing a cost involved in a design change, preventing a grain boundary from developing in a channel formation region of a TFT, and preventing a remarkable reduction in mobility of the TFT, a decrease in an ON current, and an increase in an OFF current due to the grain boundary and to a semiconductor device formed by using the manufacturing method. In a semiconductor device according to the present invention, among a plurality of TFTs formed on a base film, some TFTs are electrically connected to form logic elements. The plurality of logic elements are used to form a circuit. The base film has a plurality of projective portions having a rectangular or stripe shape. Island-like semiconductor films included in each of the plurality of TFTs are formed between the plurality of projective portions and also, are crystallized by a laser light scanned in a longitudinal direction of the projective portions.
    • 为了提供与使用激光结晶法的半导体器件的制造方法相关的装置,其能够降低设计变化中涉及的成本,防止晶界在TFT的沟道形成区域中发展,并且防止显着 TFT的迁移率的降低,导通电流的降低以及由于晶界引起的关断电流的增加以及通过使用该制造方法形成的半导体器件。 在根据本发明的半导体器件中,在形成在基膜上的多个TFT中,一些TFT电连接形成逻辑元件。 多个逻辑元件用于形成电路。 基膜具有多个具有矩形或条状的突出部分。 包含在多个TFT中的多个TFT中的岛状半导体膜形成在多个投影部之间,并且通过沿着投影部的纵向扫描的激光而结晶化。
    • 83. 发明授权
    • Thin film transistors and semiconductor device
    • 薄膜晶体管和半导体器件
    • US06690068B2
    • 2004-02-10
    • US09874204
    • 2001-06-06
    • Shunpei YamazakiToru MitsukiKenji KasaharaTaketomi AsamiTamae TakanoTakeshi ShichiChiho KokuboYasuyuki Arai
    • Shunpei YamazakiToru MitsukiKenji KasaharaTaketomi AsamiTamae TakanoTakeshi ShichiChiho KokuboYasuyuki Arai
    • H01L2762
    • H01L29/66757H01L29/78684
    • The TFT has a channel-forming region formed of a crystalline semiconductor film obtained by heat-treating and crystallizing an amorphous semiconductor film containing silicon as a main component and germanium in an amount of not smaller than 0.1 atomic % but not larger than 10 atomic % while adding a metal element thereto, wherein an orientation ratio of the lattice plane {101} is not smaller than 20% and the lattice plane {101} has an angle of not larger than 10 degrees with respect to the surface of the semiconductor film, and an orientation ratio of the lattice plane {001} is not larger than 3% and the lattice plane {001} has an angle of not larger than 10 degrees with respect to the surface of the semiconductor film, and an orientation ratio of the lattice plane {001} is not larger than 5% and the lattice plane {111} has an angle of not larger than 10 degrees with respect to the surface of the semiconductor film as detected by the electron backscatter diffraction pattern method.
    • TFT具有通过以以不小于0.1原子%但不大于10原子%的量将含有硅作为主要成分的非晶半导体膜和锗进行热处理和结晶而获得的晶体半导体膜形成的沟道形成区域, 同时向其中添加金属元素,其中晶格面{101}的取向比不小于20%,并且晶格面{101}相对于半导体膜的表面具有不大于10度的角度, 并且晶格面{001}的取向比不大于3%,晶格面{001}相对于半导体膜的表面具有不大于10度的角度,并且晶格的取向比 平面{001}不大于5%,并且晶格面{111}相对于通过电子反向散射衍射图案法检测的半导体膜的表面具有不大于10度的角度。
    • 89. 发明授权
    • Method for manufacturing semiconductor device
    • 制造半导体器件的方法
    • US07364954B2
    • 2008-04-29
    • US11410082
    • 2006-04-25
    • Kazutaka KuwashimaTamae TakanoShunpei Yamazaki
    • Kazutaka KuwashimaTamae TakanoShunpei Yamazaki
    • H01L21/84
    • H01L27/1266H01L21/67207H01L27/1214
    • The present invention provides a manufacturing method of a semiconductor device at low cost and with high reliability. According to one feature of a method for manufacturing a semiconductor device includes the steps of forming a metal film over a substrate; forming a metal oxide film over the surface of the metal film by performing plasma treatment to the metal film in an atmosphere containing oxygen; forming a base film over the metal oxide film; forming an element layer having a thin film transistor over the base film; forming a protective layer over the element layer; forming an opening after selectively removing the metal film, the metal oxide film, the base film, the element layer, and the protective layer; separating the base film, the element layer, and the protective layer from the substrate; and sealing the base film, the element layer, and the protective layer by using flexible first and second films, in which an electron density of plasma around the substrate is 1×1011 cm−3 or more and 1×1013 cm−3 or less and an electron temperature of the plasma treatment is 0.5 eV or more and 1.5 eV or less.
    • 本发明以低成本,高可靠性提供半导体器件的制造方法。 根据半导体器件的制造方法的一个特征,包括以下步骤:在衬底上形成金属膜; 通过在含氧的气氛中对金属膜进行等离子体处理,在金属膜的表面上形成金属氧化物膜; 在所述金属氧化物膜上形成基膜; 在所述基膜上形成具有薄膜晶体管的元件层; 在元件层上形成保护层; 在选择性地除去金属膜,金属氧化物膜,基膜,元件层和保护层之后形成开口; 从基板分离基膜,元件层和保护层; 并且通过使用柔性的第一和第二膜密封基膜,元件层和保护层,其中基板周围的等离子体的电子密度为1×10 11 cm -3, SUP以上且1×10 3 -3 -3以下,等离子体处理的电子温度为0.5eV以上至1.5eV以下。