专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

81. 发明授权

US09359999B2 Pressure-regulating reciprocating-piston pump having a magnet drive 有权
标题翻译：具有磁铁驱动的压力调节往复活塞泵
公开(公告)号：US09359999B2
公开(公告)日：2016-06-07
申请号：US13973094
申请日：2013-08-22
申请人： Thomas Magnete GmbH
发明人： Olaf Ohligschlaeger , Axel Mueller , Thomas Rolland , Stefan Quast , Rene Schulz
IPC分类号： F04B17/04 , F04B17/03 , F04B51/00 , F04B53/12
CPC分类号： F04B17/03 , F04B17/042 , F04B51/00 , F04B53/12
摘要： The invention relates to a reciprocating piston pump having a magnet drive and a first displacement chamber and a second displacement chamber, which are separated from each other by a piston, wherein both displacement chambers are connected to each other by a fluid-conducting channel. An overflow valve is arranged in the channel and allows a preferred flow from the first displacement chamber to the second displacement chamber, wherein an additional return valve is arranged either in a transition region between an inlet and the first displacement chamber or in a transition region between the second displacement chamber and an outlet, an armature of the magnet drive being firmly connected to the piston.
摘要翻译：本发明涉及一种往复式活塞泵，其具有磁体驱动和第一位移室以及通过活塞彼此分离的第二位移室，其中两个位移室通过流体传导通道相互连接。溢流阀布置在通道中并且允许从第一移动室到第二移动室的优选流动，其中附加的回流阀布置在入口和第一移动室之间的过渡区域中或者在第二移动室和出口，磁体驱动器的电枢牢固地连接到活塞。

82. 发明授权

US09350324B2 MCML retention flip-flop/latch for low power applications 有权
标题翻译：用于低功耗应用的MCML保持触发器/锁存器
公开(公告)号：US09350324B2
公开(公告)日：2016-05-24
申请号：US13727850
申请日：2012-12-27
申请人： Taiwan Semiconductor Manufacturing Co., Ltd.
发明人： Tsung-Hsiung Lee , Shi-Hung Wang , Kuang-Kai Yen , Wei-Li Chen , Yung-Hsu Chuang , Shih-Hung Lan , Fan-ming Kuo , Chewn-Pu Jou , Fu-Lung Hsueh
IPC分类号： H03K3/00 , H03K3/012 , H03K3/3562 , H03K3/356
CPC分类号： H03K3/012 , H03K3/356008 , H03K3/356043 , H03K3/3562
摘要： The present disclosure relates to a device and method to reduce the dynamic/static power consumption of an MCML logic device. In order to retain register contents during power off mode, an MCML retention latch and flip-flop are disclosed. Retention Latch circuits in MCML architecture are used to retain critical register contents during power off mode, wherein combination logic including clock buffers on the clock tree paths are powered off to reduce dynamic/static power consumption. The MCML retention flip-flop comprises a master latch and a slave latch, wherein a power switch is added to the master latch to power the master latch off during power off mode. The slave latch includes pull-down circuits that remain active to enable the slave latch to retain data at a proper voltage level during power off mode. Other devices and methods are also disclosed.
摘要翻译：本公开涉及一种减少MCML逻辑器件的动态/静态功耗的装置和方法。为了在断电模式下保持寄存器内容，公开了一种MCML保持锁存器和触发器。保留MCML架构中的锁存电路用于在断电模式下保留关键寄存器内容，其中包括时钟树路径上的时钟缓冲器的组合逻辑被关闭以减少动态/静态功耗。 MCML保持触发器包括主锁存器和从锁存器，其中在断电模式期间将电源开关加到主锁存器以为主锁存器供电。从锁存器包括保持有效的下拉电路，以使从锁存器在断电模式期间将数据保持在适当的电压电平。还公开了其它装置和方法。

83. 发明授权

US09350162B2 Determination of the fault current component of a differential current 有权
标题翻译：确定差动电流的故障电流分量
公开(公告)号：US09350162B2
公开(公告)日：2016-05-24
申请号：US13628174
申请日：2012-09-27
申请人： SMA Solar Technology AG
发明人： Gerd Bettenwort , Sebastian Bieniek , Lutz Eidenmueller , Olaf Proeve
IPC分类号： G01R31/14 , H02H3/33 , H02H3/16
CPC分类号： H02H3/337 , H02H3/16
摘要： For the purpose of determining a fault current component of a differential current which is measured as a current sum over a plurality of lines carrying a current of an AC current generator, an electric signal which depends on generator voltages present at the AC current generator with respect to earth potential and which is in phase with a leakage current component of the differential current is generated. The electric signal is scaled by multiplying it by a scaling factor; and the scaled electric signal is subtracted from the differential current to obtain a remainder. The scaling factor is repeatedly updated such that the effective value of the remainder reaches a minimum at the present value of the scaling factor.
摘要翻译：为了确定在承载交流电流发生器的电流的多条线上被测量为电流和的差分电流的故障电流分量的目的，取决于存在于交流电流发生器处的发电机电压的电信号相对于产生与差分电流的漏电流分量同相的地电位。通过将电信号乘以缩放因子来缩放电信号; 并从差动电流中减去缩放的电信号以获得余数。重复地更新比例因子，使得余数的有效值在缩放因子的当前值处达到最小值。

84. 发明授权

US09343465B2 Integrated circuit for high-voltage device protection 有权
标题翻译：用于高压器件保护的集成电路
公开(公告)号：US09343465B2
公开(公告)日：2016-05-17
申请号：US14472496
申请日：2014-08-29
申请人： Taiwan Semiconductor Manufacturing Co., Ltd.
发明人： Chen-Liang Chu , Ruey-Hsin Liu , Chih-Wen Albert Yao , Ming-Ta Lei
IPC分类号： H01L29/788 , H01L27/115 , H01L29/66 , H01L29/49 , H01L29/423 , H01L21/28 , H01L21/02 , H01L21/265
CPC分类号： H01L27/11521 , H01L21/26513 , H01L21/28035 , H01L21/28273 , H01L27/11526 , H01L27/11543 , H01L29/42328 , H01L29/4916 , H01L29/4925 , H01L29/6659 , H01L29/66825 , H01L29/7883
摘要： Some embodiments of the present disclosure are directed to an embedded flash (e-flash) memory device that includes a flash memory cell and a metal-oxide-semiconductor field-effect transistor (MOSFET). The flash memory cell includes a control gate disposed over a floating gate. The MOSFET includes a logic gate disposed over a gate dielectric. The floating gate and a first gate layer of the logic gate are simultaneously formed with a first polysilicon layer. A high temperature oxide (HTO) is then formed over the floating gate with a high temperature process, while the first gate layer protects the gate dielectric from degradation effects due to the high temperature process. A second gate layer of the logic gate is then formed over the first gate layer by a second polysilicon layer. The first and second gate layers collectively form a logic gate of the MOSFET.
摘要翻译：本公开的一些实施例涉及包括闪存单元和金属氧化物半导体场效应晶体管（MOSFET）的嵌入式闪存（e-flash）存储器件。闪存单元包括设置在浮动栅极上的控制栅极。 MOSFET包括设置在栅极电介质上的逻辑门。逻辑门的浮置栅极和第一栅极层同时形成有第一多晶硅层。然后，通过高温工艺在浮栅上形成高温氧化物（HTO），而第一栅极层由于高温处理而保护栅极电介质免受劣化影响。然后通过第二多晶硅层在第一栅极层上形成逻辑门的第二栅极层。第一和第二栅极层共同形成MOSFET的逻辑门。

85. 发明授权

US09338751B2 Method and device for controlling a transmit power in a user equipment 有权
标题翻译：用于在用户设备中控制发射功率的方法和装置
公开(公告)号：US09338751B2
公开(公告)日：2016-05-10
申请号：US13658004
申请日：2012-10-23
申请人： Tobias Scholand , Michael Speth , Majid Boloorian , Cheng Yi , Sanjeev Tavathia , Biljana Badic , Rajarajan Balraj
发明人： Tobias Scholand , Michael Speth , Majid Boloorian , Cheng Yi , Sanjeev Tavathia , Biljana Badic , Rajarajan Balraj
IPC分类号： H04W52/16 , H04W52/42
CPC分类号： H04W52/16 , H04W52/146 , H04W52/346 , H04W52/367 , H04W52/42
摘要： A device includes a first adjustment unit which is configured to adjust a power of a first carrier signal, and a second adjustment unit configured to adjust a power of a second carrier signal. The first adjustment unit is configured to adjust the first carrier signal power based on a maximum allowable imbalance between the first carrier signal power and the second carrier signal power. A method for controlling a transmit power in a user equipment of a radio communications system includes calculating in the user equipment first carrier signal power and a second carrier signal power. The method further includes adjusting in the user equipment the calculated transmit power for at least one out of the first carrier signal and the second carrier signal based on the maximum allowable power imbalance between the first carrier signal power and the second carrier signal power.
摘要翻译：一种装置包括被配置为调整第一载波信号的功率的第一调整单元和被配置为调整第二载波信号的功率的第二调整单元。第一调整单元被配置为基于第一载波信号功率和第二载波信号功率之间的最大允许不平衡来调整第一载波信号功率。一种用于控制无线电通信系统的用户设备中的发射功率的方法包括：在用户设备中计算第一载波信号功率和第二载波信号功率。该方法还包括基于第一载波信号功率和第二载波信号功率之间的最大允许功率不平衡，在用户设备中调整计算出的第一载波信号和第二载波信号中的至少一个的发射功率。

86. 发明授权

US09331797B2 RF receiver with testing capability 有权
公开(公告)号：US09331797B2
公开(公告)日：2016-05-03
申请号：US14493610
申请日：2014-09-23
申请人： Infineon Technologies AG
发明人： Klemens Kordik , Rainer Stuhlberger
IPC分类号： H04B17/00 , H04B17/29 , H04B17/23
CPC分类号： H04B17/0085 , H04B17/14 , H04B17/17 , H04B17/23 , H04B17/29 , H04L7/0054
摘要： An RF receiver device includes a semiconductor chip in a chip package, and a test signal generator integrated in the chip. The test signal generator generates an RF test signal including first information. An RF receiver circuit integrated in the chip receives an RF input signal, down-converts the RF input signal into an intermediate frequency (IF) or base band, and digitizes the down-converted signal to obtain a digital signal. An RF receive channel includes a coupler having first and second input ports and an output port. The output port is coupled to the input of the RF receiver circuit, the first input port receives an antenna signal and the second input port receives the test signal from the test signal generator. A signal processor is integrated in the chip and determines, during a test cycle, whether the first information in the digital signal matches a predetermined criterion.

87. 发明授权

US09330915B2 Surface pre-treatment for hard mask fabrication 有权
标题翻译：硬掩模制造的表面预处理
公开(公告)号：US09330915B2
公开(公告)日：2016-05-03
申请号：US14102072
申请日：2013-12-10
申请人： Taiwan Semiconductor Manufacturing Co., Ltd.
发明人： Shing-Chyang Pan , Ching-Hua Hsieh , Hong-Hui Hsu , Yao-Jen Chang
IPC分类号： H01L21/033 , H01L21/768 , H01L23/532
CPC分类号： H01L21/0337 , H01L21/0332 , H01L21/3105 , H01L21/31144 , H01L21/76807 , H01L21/76808 , H01L21/7684 , H01L21/76877 , H01L21/76883 , H01L23/53238 , H01L23/53295 , H01L2924/0002 , H01L2924/00
摘要： A robust metallization profile is formed by pre-treat an anti-reflective coating layer by plasma before forming a hard mask layer. Pre-treatment is helpful especially in small feature size process, for example, 50 nm and below. By changing constitution of a surface layer of the anti-reflective coating, interface of the anti-reflective coating layer and the hard mask layer is smoothed which results in less overhang and better gap-filling performance.
摘要翻译：通过在形成硬掩模层之前通过等离子体预处理抗反射涂层来形成坚固的金属化轮廓。预处理有助于特别是在小特征尺寸过程中，例如50nm及以下。通过改变抗反射涂层的表面层的结构，抗反射涂层和硬掩模层的界面被平滑化，这导致较少的悬垂和更好的间隙填充性能。

88. 发明授权

US09318458B2 Bump structure having a side recess and semiconductor structure including the same 有权
标题翻译：具有侧凹部的凹凸结构和包括该凹部的半导体结构
公开(公告)号：US09318458B2
公开(公告)日：2016-04-19
申请号：US14800934
申请日：2015-07-16
申请人： TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
发明人： Chih-Horng Chang , Tin-Hao Kuo , Chen-Shien Chen , Yen-Liang Lin
IPC分类号： H01L23/00
CPC分类号： H01L24/16 , H01L24/11 , H01L24/13 , H01L24/14 , H01L24/81 , H01L25/50 , H01L2224/0401 , H01L2224/05552 , H01L2224/05572 , H01L2224/05599 , H01L2224/10145 , H01L2224/11849 , H01L2224/13011 , H01L2224/13012 , H01L2224/13015 , H01L2224/13018 , H01L2224/13082 , H01L2224/13083 , H01L2224/131 , H01L2224/13147 , H01L2224/14051 , H01L2224/1412 , H01L2224/14152 , H01L2224/14153 , H01L2224/16238 , H01L2224/81191 , H01L2224/81345 , H01L2224/81815 , H01L2924/00014 , H01L2924/01322 , H01L2924/2064 , Y10T428/12493 , Y10T428/24479 , H01L2924/014 , H01L2924/00012 , H01L2924/00
摘要： A bump structure includes a first end; and a second end opposite the first end. The bump structure further includes a side connected between the first end and the second end, wherein the side comprises a recess for a reflowed solder material to fill, and the recess defines a first surface adjacent to the first end and a second surface adjacent to the second end.
摘要翻译：凸块结构包括第一端; 以及与第一端相对的第二端。凸起结构还包括连接在第一端和第二端之间的侧面，其中侧面包括用于回流焊料材料填充的凹槽，凹部限定与第一端相邻的第一表面和邻近第一端的第二表面第二端

89. 发明授权

US09318302B1 Integrated extraction electrode manipulator for ion source 有权
标题翻译：用于离子源的集成提取电极操纵器
公开(公告)号：US09318302B1
公开(公告)日：2016-04-19
申请号：US14674694
申请日：2015-03-31
申请人： Axcelis Technologies, Inc.
发明人： Bo Vanderberg , Joseph Valinski , Michael Cristoforo
IPC分类号： H01J27/02 , H01J37/08 , H01J37/30 , H01J37/317
CPC分类号： H01J37/3171 , H01J27/024 , H01J37/08 , H01J2237/024 , H01J2237/061
摘要： A modular ion source and extraction apparatus comprises an ion source chamber selectively electrically coupled to a voltage potential, wherein the ion source chamber comprises an extraction aperture. An extraction electrode is positioned proximate to the extraction aperture of the ion source chamber, wherein the extraction electrode is electrically grounded and configured to extract ions from the ion source chamber. One or more linkages operably couple to the ion source chamber, and one or more insulators couple the extraction electrode to the respective one or more linkages, wherein the one or more insulators electrically insulate the respective one or more linkages from the extraction electrode, therein electrically insulating the extraction electrode from the ion source chamber. One or more actuators operably couple the one or more linkages to the ion source chamber, wherein the one or more actuators are configured to translate the one or more linkages with respect to the ion source chamber, therein translating the extraction electrode in one or more axes.
摘要翻译：模块化离子源和提取装置包括选择性地电耦合到电压电位的离子源室，其中离子源室包括提取孔。提取电极位于靠近离子源室的提取孔的位置，其中提取电极被电接地并被配置为从离子源室提取离子。一个或多个键可操作地耦合到离子源室，并且一个或多个绝缘体将引出电极耦合到相应的一个或多个键，其中一个或多个绝缘体将相应的一个或多个键与引出电极电绝缘，其中电将引出电极与离子源室绝缘。一个或多个致动器可操作地将所述一个或多个连杆耦合到所述离子源室，其中所述一个或多个致动器被配置成相对于所述离子源室平移所述一个或多个连杆，其中在所述离心源室中平移所述引出电极。

90. 发明授权

US09314905B2 Locking pin clamp 有权
标题翻译：锁定销夹
公开(公告)号：US09314905B2
公开(公告)日：2016-04-19
申请号：US14509770
申请日：2014-10-08
申请人： Zaytran, Inc.
发明人： Theodore Stanley Zajac, Jr. , Steven Eric Wallace
IPC分类号： B23Q3/08 , B25B5/16 , B25B5/06
CPC分类号： B25B5/16 , B25B5/062 , Y10T403/32861
摘要： A pin clamp is provided, comprising a housing having a bore extending therethrough, therein defining an axis. A shaft in sliding engagement with at least a first portion of the bore comprises an axial hole. A piston coupled to the shaft is in sliding engagement with a second portion of the bore. A clevis has a clevis base and two clevis prongs extending along the axis. The clevis base an axial hole and first and second radial clevis holes, wherein the first and second radial clevis holes are opposed to one another by 90-degrees. The axial hole accepts the shaft, and the clevis base is coupled to the shaft in one of four 90-degree-opposed positions by a screw passing through one of the first and second radial clevis holes and the axial hole. Each clevis prong has a radial prong hole. A locating pin has a mounting portion configured to be coupled to the housing in one of the four 90-degree-opposed positions. A clevis pin selectively couples a tang end of a clamping arm to the clevis through radial prong holes of the clevis prongs. The clamping arm extends and retracts based on a position of the shaft and an engagement between an actuator pin coupled to the housing and a slot in the clamping arm.
摘要翻译：提供了一种销夹，包括一具有延伸穿过其中的孔的壳体，其中限定一轴线。与孔的至少第一部分滑动接合的轴包括轴向孔。联接到轴的活塞与孔的第二部分滑动接合。 U形夹具有一个U形夹座和两个沿轴线延伸的U形夹爪。 U形夹座具有轴向孔和第一和第二径向U形夹孔，其中第一和第二径向U形夹孔彼此相对90度。轴向孔接受轴，并且U型夹座通过穿过第一和第二径向U形夹孔中的一个和轴向孔的螺钉在四个90度相对位置中的一个中联接到轴。每个U形夹脚都有一个径向插孔。定位销具有安装部分，其构造成在四个90度相对位置中的一个中联接到壳体。 U形夹针通过U形夹插脚的径向插孔选择性地将夹持臂的柄端连接到U形夹上。夹持臂基于轴的位置和联接到壳体的致动器销和夹紧臂中的槽之间的接合而延伸和缩回。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式