会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 74. 发明申请
    • Systems and methods for customer relationship evaluation and resource allocation
    • 用于客户关系评估和资源分配的系统和方法
    • US20060224437A1
    • 2006-10-05
    • US11244707
    • 2005-10-06
    • Atul GuptaGautam Samanta
    • Atul GuptaGautam Samanta
    • G06F17/30
    • G06Q10/06G06Q10/0637G06Q10/06393G06Q30/0203G06Q30/0205
    • Customer relationships, particularly in a business-to-business environment, are evaluated and enhanced by generating actionable inferences through the measurement and analysis of both customer satisfaction and customer importance. Customer satisfaction information is captured from both an internal channel comprising key internal customer contacts or boundary employees, as well as an external channel comprising representatives from a plurality of identified respondent profile groups. Customer Importance is also considered in the overall analysis and interpretation of the customer satisfaction. By incorporating all the internally reported customer satisfaction, the externally obtained satisfaction figures and the customer importance scores, a framework is provided for the analysis of various relationships which can help to identify relationships that are in critical need of attention, isolate critical areas of improvement, and identify trends across various respondent profiles and lifecycle phases in a manner that optimizes the use of vendor organizational resources.
    • 通过测量和分析客户满意度和客户重要性,通过产生可操作的推论来评估和增强客户关系,特别是企业对企业环境。 从包括关键内部客户联系人或边界雇员的内部渠道以及包括来自多个识别的受访者简档组的代表的外部渠道捕获客户满意度信息。 在客户满意度的整体分析和解释中也考虑到客户的重要性。 通过纳入所有内部报告的客户满意度,外部获得的满意度数据和客户重要度分数,提供了一个框架,用于分析各种关系,可以帮助确定关键需要关注的关系,隔离关键的改进领域, 并以优化供应商组织资源的使用的方式来识别各种受访者概况和生命周期阶段的趋势。
    • 77. 发明授权
    • Phase detector for high speed clock recovery from random binary signals
    • 相位检测器,用于从随机二进制信号中恢复高速时钟
    • US6034554A
    • 2000-03-07
    • US53705
    • 1998-04-02
    • John R. FrancisAtul Gupta
    • John R. FrancisAtul Gupta
    • H03K5/26H03D13/00H03L7/08H03L7/085H03L7/089H03L7/091H04L7/033
    • H03L7/0893H03D13/004H03L7/085H04L7/033
    • An improved phase detector for detecting the difference between an information signal and a clock signal is provided. The information signal is divided into a plurality of N divided signals, the data rate of each divided signal being the data rate of the information signal divided by N. A plurality of N variable width difference pulse signals are generated each being responsive to the phase difference between a divided signal and the clock signal. One or more fixed width reference pulse signals having a width proportional to one-half clock period are also generated. A phase error signal is then provided in response to the N difference pulse signals and the one or more reference pulse signals. Preferably, N is equal to 2.sup.M, where M is a positive integer greater than or equal to one.
    • 提供了一种用于检测信息信号和时钟信号之间的差异的改进的相位检测器。 信息信号被分成多个N个分割信号,每个划分信号的数据速率是信息信号的数据速率除以N。产生多个N个可变宽度差异脉冲信号,每个可变宽度差脉冲信号响应于相位差 在分频信号和时钟信号之间。 还产生一个或多个具有与半个时钟周期成比例的宽度的固定宽度参考脉冲信号。 然后响应于N个差分脉冲信号和一个或多个参考脉冲信号提供相位误差信号。 优选地,N等于2M,其中M是大于或等于1的正整数。
    • 79. 发明申请
    • SYSTEM FOR COMPENSATING FOR DYNAMIC SKEW IN MEMORY DEVICES
    • 用于对存储器件中的动态补偿进行补偿的系统
    • US20150012718A1
    • 2015-01-08
    • US13935554
    • 2013-07-04
    • Atul GuptaAjay Gaite
    • Atul GuptaAjay Gaite
    • G11C7/22G06F1/08
    • G11C7/22G06F1/08G06F1/10
    • A memory device includes a memory array, a memory controller, data lines connecting the memory array and the memory controller, and a delay compensation module. The delay compensation module includes a delay line that provides delayed clock signals, a look-up table that stores a mapping between predefined data bit patterns and corresponding propagation delays for each data line, and delay compensation logic modules corresponding to the data lines. The delay compensation logic modules receive data bit patterns carried by the data lines, select propagation delays based on the data bit patterns and the look-up table data, and delay the bits carried by corresponding ones of the data lines based on delayed clock signals corresponding to the propagation delays.
    • 存储器件包括存储器阵列,存储器控制器,连接存储器阵列和存储器控制器的数据线以及延迟补偿模块。 延迟补偿模块包括提供延迟时钟信号的延迟线,存储预定数据位模式与每条数据线的对应传播延迟之间的映射的查找表以及对应于数据线的延迟补偿逻辑模块。 延迟补偿逻辑模块接收数据线承载的数据位模式,根据数据位模式和查找表数据选择传播延迟,并根据对应的延迟时钟信号延迟对应的数据线承载的位 到传播延迟。
    • 80. 发明授权
    • Angled multi-step masking for patterned implantation
    • 用于图案化植入的角度多步骤掩模
    • US08765583B2
    • 2014-07-01
    • US13029840
    • 2011-02-17
    • Benjamin RiordonNicholas BatemanAtul Gupta
    • Benjamin RiordonNicholas BatemanAtul Gupta
    • H01L21/331H01L21/425H01L21/265
    • H01L21/26586H01L21/266H01L31/068H01L31/0682H01L31/1804Y02E10/547Y02P70/521
    • An improved method of tilting a mask to perform a pattern implant of a substrate is disclosed. The mask has a plurality of apertures, and is placed between the ion source and the substrate. The mask and substrate are tilted at a first angle relative to the incoming ion beam. After the substrate is exposed to the ion beam, the mask and substrate are tilted at a second angle relative to the ion beam and a subsequent implant step is performed. Through the selection of the aperture size and shape, the cross-section of the mask, the distance between the mask and the substrate and the number of implant steps, a variety of implant patterns may be created. In some embodiments, the implant pattern includes heavily doped horizontal stripes with lighter doped regions between the stripes. In some embodiments, the implant pattern includes a grid of heavily doped regions.
    • 公开了一种倾斜掩模以执行衬底的图案植入的改进方法。 掩模具有多个孔,并且被放置在离子源和基底之间。 掩模和基底相对于入射离子束以第一角度倾斜。 在衬底暴露于离子束之后,掩模和衬底相对于离子束以第二角度倾斜,并且执行随后的注入步骤。 通过选择孔径尺寸和形状,掩模的横截面,掩模和衬底之间的距离以及植入步骤的数量,可以产生各种种植体图案。 在一些实施例中,注入图案包括在条纹之间具有较轻掺杂区域的重掺杂水平条纹。 在一些实施例中,植入模式包括重掺杂区域格栅。