专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

61. 发明授权

US07791378B1 Phase detector 有权
标题翻译：相位检测器
公开(公告)号：US07791378B1
公开(公告)日：2010-09-07
申请号：US11518115
申请日：2006-09-08
申请人： Pantas Sutardja , Christopher L. Painter , Yingxuan Li , Qing Yang
发明人： Pantas Sutardja , Christopher L. Painter , Yingxuan Li , Qing Yang
IPC分类号： H03D13/00
CPC分类号： H03D13/00
摘要： In one embodiment, a phase detector is provided comprising a first input, a second input, and first circuitry in communication with the first and second inputs, the first circuitry operative to provide an indication of a phase difference between a first signal supplied by the first input and a second signal supplied by the second input, wherein an aberration in one of the first and second signals results in an incorrect indication of phase difference. The phase detector also comprises second circuitry in communication with the first circuitry, the second circuitry operative to provide a correct indication of phase difference despite the aberration in the at least one of the first and second signals. In another embodiment, a differential phase detector is provided.
摘要翻译：在一个实施例中，提供了一种相位检测器，包括第一输入端，第二输入端和与第一和第二输入端通信的第一电路，第一电路用于提供由第一输入端提供的第一信号之间的相位差的指示，输入和由第二输入提供的第二信号，其中第一和第二信号之一中的像差导致相位差的不正确指示。相位检测器还包括与第一电路通信的第二电路，第二电路可操作以提供相位差的正确指示，尽管第一和第二信号中的至少一个信号中存在像差。在另一个实施例中，提供差分相位检测器。

62. 发明授权

US07783937B1 Encoding and decoding apparatus and method with hamming weight enhancement 有权
标题翻译：具有汉明重量增强的编码和解码装置和方法
公开(公告)号：US07783937B1
公开(公告)日：2010-08-24
申请号：US11606678
申请日：2006-11-30
申请人： Pantas Sutardja , Toai Doan
发明人： Pantas Sutardja , Toai Doan
IPC分类号： G06F11/00 , H03M13/00 , H04L1/00
CPC分类号： H03M13/19 , H03M13/31 , H04L1/0041 , H04L1/0054
摘要： A method comprises obtaining a first sequence of binary digits that collectively have a characteristic Hamming weight, inverting each of the binary digits in the first sequence of binary digits if the Hamming weight of the first sequence of binary digits is below a predetermined threshold Hamming weight value, and providing an indication of whether the binary digits in the first sequence of binary digits have been inverted.
摘要翻译：一种方法包括：如果二进制数字的第一序列的汉明权重低于预定阈值汉明权重值，则获得共同具有特征汉明权重的二进制数字的第一序列，反转第二二进制数位序列中的每个二进制数字并且提供二进制数字的第一序列中的二进制数字是否已被反转的指示。

63. 发明授权

US07760459B1 Framing selection and waveform polarity determination for an encoded repeating pattern 有权
标题翻译：编码重复图案的成帧选择和波形极性确定
公开(公告)号：US07760459B1
公开(公告)日：2010-07-20
申请号：US11953794
申请日：2007-12-10
申请人： Ke Han , Pantas Sutardja , Rui Cao
发明人： Ke Han , Pantas Sutardja , Rui Cao
IPC分类号： G11B21/02 , G11B5/596 , G11B20/06
CPC分类号： G11B5/59644 , G11B20/14
摘要： Systems and techniques to select a framing and determine a waveform polarity of an encoded repeating pattern include, in at least one aspect, operations including: decoding an encoded repeating pattern using multiple framings of signal samples of a signal from a machine-readable medium; correlating the signal samples that indicate pattern transitions, for the multiple framings, with valid pattern transitions as defined by the encoding; accumulating the transition pattern correlations for the multiple framings; selecting one of the multiple framings as a correct framing for decoding based on the accumulated correlations; and determining a waveform polarity for the signal based on the repeating pattern and the selected correct framing.
摘要翻译：选择成帧并确定编码的重复图案的波形极性的系统和技术在至少一个方面包括以下操作：包括：使用来自机器可读介质的信号的信号样本的多个成帧来对编码的重复图案进行解码; 对于多个帧，指示模式转换的信号样本与由编码定义的有效模式转换相关; 累积多个帧的过渡模式相关性; 基于累积的相关性，将多个帧中的一个选择为正确的解码帧; 以及基于所述重复图案和所选择的正确框架确定所述信号的波形极性。

64. 发明申请

US20100173452A1 METHOD TO FORM HIGH EFFICIENCY GST CELL USING A DOUBLE HEATER CUT 有权
标题翻译：使用双重加热器切割形成高效GST细胞的方法
公开(公告)号：US20100173452A1
公开(公告)日：2010-07-08
申请号：US12724266
申请日：2010-03-15
申请人： Pantas Sutardja , Albert Wu , Runzi Chang , Chien-Chuan Wei , Winston Lee , Peter Lee
发明人： Pantas Sutardja , Albert Wu , Runzi Chang , Chien-Chuan Wei , Winston Lee , Peter Lee
IPC分类号： H01L21/06
CPC分类号： H01L27/2463 , H01L27/2445 , H01L45/06 , H01L45/1233 , H01L45/126 , H01L45/144 , H01L45/16 , H01L45/1683
摘要： Embodiments of the present invention provide a method that includes providing wafer including multiple cells, each cell including at least one emitter. The method further includes performing a lithographic operation in a word line direction of the wafer across the cells to form pre-heater element arrangements, performing a lithographic operation in a bit line direction of the wafer across the pre-heater element arrangements to form a pre-heater element adjacent each emitter, and performing a lithographic operation in the word line direction across a portion of the pre-heater elements to form a heater element adjacent each emitter. Other embodiments are also described.
摘要翻译：本发明的实施例提供一种方法，其包括提供包括多个单元的晶片，每个单元包括至少一个发射极。所述方法还包括在晶片的字线方向上执行平版印刷操作，以形成预热器元件布置，在跨过预热器元件布置的晶片的位线方向上执行平版印刷操作，以形成预加工元件 - 加热器元件，并且跨越预热器元件的一部分在字线方向上执行光刻操作，以形成邻近每个发射器的加热元件。还描述了其它实施例。

65. 发明申请

US20100110574A1 TESTING STORAGE SYSTEM ELECTRONICS USING LOOPBACK 有权
标题翻译：使用回波测试存储系统电子
公开(公告)号：US20100110574A1
公开(公告)日：2010-05-06
申请号：US12685249
申请日：2010-01-11
申请人： Pantas Sutardja
发明人： Pantas Sutardja
IPC分类号： G11B5/09
CPC分类号： G11B27/36 , G11B2220/2516
摘要： A system includes a hard disk controller module configured to control a hard disk. A read channel device is in communication with the hard disk controller module via a read bus and a write bus. The read channel device includes a loopback circuit configured to selectively loop back the write bus to the read bus. The read channel is configured to generate a write clock for the hard disk controller module to write data on the write bus. The read channel is configured to generate a read clock for the hard disk controller module to read the data on the read bus. The write clock is independent of the read clock.
摘要翻译：系统包括配置成控制硬盘的硬盘控制器模块。读通道设备通过读总线和写总线与硬盘控制器模块通信。读通道器件包括一个环回电路，该回路电路被配置为选择性地将写总线环回到读总线。读通道被配置为产生用于硬盘控制器模块在写总线上写入数据的写时钟。读通道被配置为产生用于硬盘控制器模块读取读总线上的数据的读时钟。写时钟与读时钟无关。

66. 发明授权

US07709835B2 Method to form high efficiency GST cell using a double heater cut 有权
标题翻译：使用双加热器切割形成高效GST电池的方法
公开(公告)号：US07709835B2
公开(公告)日：2010-05-04
申请号：US12060792
申请日：2008-04-01
申请人： Pantas Sutardja , Albert Wu , Runzi Chang , Chien-Chuan Wei , Winston Lee , Peter Lee
发明人： Pantas Sutardja , Albert Wu , Runzi Chang , Chien-Chuan Wei , Winston Lee , Peter Lee
IPC分类号： H01L29/18 , H01L21/00
CPC分类号： H01L27/2463 , H01L27/2445 , H01L45/06 , H01L45/1233 , H01L45/126 , H01L45/144 , H01L45/16 , H01L45/1683
摘要： Embodiments of the present invention provide a method that includes providing wafer including multiple cells, each cell including at least one emitter. The method further includes performing a lithographic operation in a word line direction of the wafer across the cells to form pre-heater element arrangements, performing a lithographic operation in a bit line direction of the wafer across the pre-heater element arrangements to form a pre-heater element adjacent each emitter, and performing a lithographic operation in the word line direction across a portion of the pre-heater elements to form a heater element adjacent each emitter. Other embodiments are also described.
摘要翻译：本发明的实施例提供一种方法，其包括提供包括多个单元的晶片，每个单元包括至少一个发射极。所述方法还包括在晶片的字线方向上执行平版印刷操作，以形成预热器元件布置，在跨过预热器元件布置的晶片的位线方向上执行平版印刷操作，以形成预加工元件 - 加热器元件，并且跨越预热器元件的一部分在字线方向上执行光刻操作，以形成邻近每个发射器的加热元件。还描述了其它实施例。

67. 发明授权

US07661058B1 Efficient raid ECC controller for raid systems 有权
标题翻译：高效的RAID系统的RAID控制器
公开(公告)号：US07661058B1
公开(公告)日：2010-02-09
申请号：US11736386
申请日：2007-04-17
申请人： Heng Tang , Zining Wu , Gregory Burd , Pantas Sutardja
发明人： Heng Tang , Zining Wu , Gregory Burd , Pantas Sutardja
IPC分类号： H03M13/00
CPC分类号： G06F11/1076 , G06F11/08 , G06F11/1443 , G11C29/00 , H03M13/09 , H03M13/1515 , H03M13/155 , H03M13/611 , H03M13/618
摘要： A Redundant Array of Inexpensive Disks (RAID) controller comprises a RAID error correction code (ECC) encoder module that receives data for storage and that generates code words for data drives and one or more parity drives, which have physical locations. The code words are generated based on the data and a cyclic code generator polynomial. The logical locations correspond to index positions in the cyclic code generator polynomial. A mapping module maps the physical locations of the data and parity drives to the logical locations. When one of the data drives is removed, the mapping and RAID ECC encoder modules do not modify the map.
摘要翻译：一个廉价磁盘冗余阵列（RAID）控制器包括一个RAID纠错码（ECC）编码器模块，它接收用于存储的数据，并产生数据驱动器的代码字和一个或多个具有物理位置的奇偶校验驱动器。基于数据和循环码生成多项式生成码字。逻辑位置对应于循环码生成多项式中的索引位置。映射模块将数据和奇偶校验驱动器的物理位置映射到逻辑位置。当其中一个数据驱动器被删除时，映射和RAID ECC编码器模块不会修改映射。

68. 发明授权

US07657823B1 Efficient RAID ECC controller for RAID systems 有权
标题翻译： RAID系统的高效RAID ECC控制器
公开(公告)号：US07657823B1
公开(公告)日：2010-02-02
申请号：US11805332
申请日：2007-05-23
申请人： Heng Tang , Zining Wu , Gregory Burd , Pantas Sutardja
发明人： Heng Tang , Zining Wu , Gregory Burd , Pantas Sutardja
IPC分类号： H03M13/00
CPC分类号： G06F11/1076 , G06F11/08 , G06F11/1443 , G11C29/00 , H03M13/09 , H03M13/1515 , H03M13/155 , H03M13/611 , H03M13/618
摘要： A Redundant Array of Inexpensive Disks (RAID) controller comprises a RAID error correction code (ECC) encoder module that receives data for storage and that generates code words stored by data drives and one or more parity drives, which have physical locations. The code words are generated based on the data and a cyclic code generator polynomial. Logical locations correspond to an index of the cyclic code generator polynomial. A mapping module maps the physical locations of the data and parity drives to the logical locations. A difference generating module generates a difference code word when data on one of the data drives is modified. The RAID ECC encoder module encodes the difference code word and adds the encoded difference code word to an original code word generated before the modification.
摘要翻译：一个廉价磁盘冗余阵列（RAID）控制器包括一个RAID纠错码（ECC）编码器模块，它接收用于存储的数据，并生成由数据驱动器存储的代码字和一个或多个具有物理位置的奇偶校验驱动器。基于数据和循环码生成多项式生成码字。逻辑位置对应于循环码生成多项式的索引。映射模块将数据和奇偶校验驱动器的物理位置映射到逻辑位置。当数据驱动器之一上的数据被修改时，差分产生模块产生差异码字。 RAID ECC编码器模块对差分码字进行编码，并将编码的差码字添加到在修改之前生成的原始码字。

69. 发明授权

US07646555B2 Testing storage system electronics using loopback 有权
标题翻译：使用环回测试存储系统电子设备
公开(公告)号：US07646555B2
公开(公告)日：2010-01-12
申请号：US11481109
申请日：2006-07-05
申请人： Pantas Sutardja
发明人： Pantas Sutardja
IPC分类号： G11B27/36
CPC分类号： G11B27/36 , G11B2220/2516
摘要： A system includes a hard disk controller (HDC) module that controls a hard disk and a read channel (RC) device that communicates with the HDC module via a read bus and a write bus. The RC device includes a loopback circuit that selectively loops back the write bus to the read bus. The RC device generates a write clock for the HDC module to write data on the write bus and a read clock for the HDC module to read the data on the read bus, wherein the write clock is independent of the read clock.
摘要翻译：系统包括控制硬盘的硬盘控制器（HDC）模块和经由读总线和写总线与HDC模块通信的读通道（RC）设备。 RC设备包括一个环回电路，用于将写总线选择回路到读总线。 RC器件为HDC模块生成一个写时钟，用于在写总线上写入数据，并为HDC模块读取一个读时钟，以读取读总线上的数据，其中写时钟独立于读时钟。

70. 发明授权

US07583456B1 Method and apparatus to limit DC-level in coded data 失效
标题翻译：限制编码数据中直流电平的方法和装置
公开(公告)号：US07583456B1
公开(公告)日：2009-09-01
申请号：US12020999
申请日：2008-01-28
申请人： Mats Oberg , Pantas Sutardja
发明人： Mats Oberg , Pantas Sutardja
IPC分类号： G11B5/02
CPC分类号： G11B20/10351 , G11B20/10009 , G11B20/10046 , G11B20/10203 , G11B2020/1457 , H04L25/03866 , H04L25/06
摘要： In a perpendicular magnetic recording system, the data that is being written by the write channel is fed back into the read channel. The read channel processes the data and decides if the written sequence is likely to have very poor DC characteristics. If that is the case, the write channel changes a scrambler seed and rewrites the data using the new scrambler seed. The data may also be inspected for patterns that might cause large baseline wander before being written to disk, i.e., in the write channel. A data sequence may be repeatedly scrambled and encoded until an acceptable level of estimated DC-wander has been achieved. The data sequence may then be written to disk.
摘要翻译：在垂直磁记录系统中，由写通道写入的数据被反馈到读通道。读通道处理数据并确定写入序列是否可能具有非常差的DC特性。如果是这种情况，则写入通道改变加扰器种子并使用新的加扰器种子重写数据。也可以检查数据，以便在被写入盘之前，即在写入通道中可能导致大的基线漂移的图案。数据序列可以被重复地加扰和编码，直到达到可接受的估计DC漂移水平。然后可以将数据序列写入磁盘。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式