专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

51. 发明授权

US08250431B2 Systems and methods for phase dependent data detection in iterative decoding 有权
标题翻译：迭代解码中相位数据检测的系统和方法
公开(公告)号：US08250431B2
公开(公告)日：2012-08-21
申请号：US12512235
申请日：2009-07-30
申请人： Shaohua Yang , Zongwang Li , Weijun Tan , Kelly Fitzpatrick
发明人： Shaohua Yang , Zongwang Li , Weijun Tan , Kelly Fitzpatrick
IPC分类号： H03M13/00
CPC分类号： G11B20/1803 , G11B20/10222 , G11B2020/10722 , G11B2020/10759 , G11B2020/1287 , G11B2020/1289 , G11B2020/185 , H03M13/1105 , H03M13/27 , H03M13/2732 , H03M13/3905 , H03M13/4146 , H03M13/458 , H03M13/6343
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing circuit is disclosed that includes a first data detection circuit that applies a phase dependent data detection algorithm to a data set such that a first output of the first data detection circuit varies depending upon a phase of the data set presented to the first data detection circuit. A first phase of the data set is presented to the first data detection circuit. The circuits further include a decoder circuit that applies a decoding algorithm to the first output to yield a decoded output, and a phase shift circuit that phase shifts the decoded output such that a second phase of the data set is provided as a phase shifted output. A second detection circuit applies a phase dependent data detection algorithm to the phase shifted output such that a second output of the second data detection circuit varies from the first output at least in part due to a different phase of the data set presented to the second data detection circuit.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，公开了一种数据处理电路，其包括第一数据检测电路，该第一数据检测电路将相关数据检测算法应用于数据组，使得第一数据检测电路的第一输出根据所呈现的数据集的相位而变化第一数据检测电路。将数据集的第一阶段呈现给第一数据检测电路。这些电路还包括对第一输出应用解码算法以产生解码输出的解码器电路，以及相位移动电路，使得解码输出相移，使得提供数据组的第二相作为相移输出。第二检测电路将相位相关数据检测算法应用于相移输出，使得第二数据检测电路的第二输出至少部分地由于呈现给第二数据的数据集的相位而从第一输出变化检测电路。

52. 发明申请

US20110167246A1 Systems and Methods for Data Detection Including Dynamic Scaling 有权
标题翻译：包括动态缩放的数据检测系统和方法
公开(公告)号：US20110167246A1
公开(公告)日：2011-07-07
申请号：US12651547
申请日：2010-01-04
申请人： Shaohua Yang , Weijun Tan , Zongwang Li , Kiran Gunnam
发明人： Shaohua Yang , Weijun Tan , Zongwang Li , Kiran Gunnam
IPC分类号： G06F9/38
CPC分类号： H03M13/1105 , H03M13/2957 , H03M13/3961 , H03M13/6325 , H03M13/658 , H04L1/005 , H04L1/0057
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes a channel detector circuit. The channel detector circuit includes a branch metric calculator circuit that is operable to receive a number of violated checks from a preceding stage, and to scale an intrinsic branch metric using a scalar selected based at least in part on the number of violated checks to yield a scaled intrinsic branch metric.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，公开了一种包括信道检测器电路的数据处理系统。信道检测器电路包括分支度量计算器电路，其可操作以从前一级接收多个违反的检查，并且使用至少部分地基于违反检查的数量选择的标量来缩放固有分支度量，以产生缩放的内在分支度量。

53. 发明申请

US20110029826A1 Systems and Methods for Re-using Decoding Parity in a Detector Circuit 有权
标题翻译：在检测器电路中重新使用解码奇偶校验的系统和方法
公开(公告)号：US20110029826A1
公开(公告)日：2011-02-03
申请号：US12510859
申请日：2009-07-28
申请人： Hao Zhong , Weijun Tan , Yang Han , Zongwang Li , Shaohua Yang , Yuan Xing Lee
发明人： Hao Zhong , Weijun Tan , Yang Han , Zongwang Li , Shaohua Yang , Yuan Xing Lee
IPC分类号： H03M13/41 , H03M13/13 , G06F11/10
CPC分类号： H03M13/1157 , H03M13/1102 , H03M13/114 , H03M13/2957 , H03M13/2975 , H03M13/3746 , H03M13/3994 , H03M13/41 , H03M13/6331
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a method for data processing is disclosed that includes receiving an LDPC codeword, and grouping active bits from the LDPC codeword into a series of data bits including one or more user data bits including and at least one LDPC parity bit. The series of data bits satisfies an LDPC parity equation.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，公开了一种用于数据处理的方法，其包括接收LDPC码字，以及将来自LDPC码字的活动比特分组为包括一个或多个用户数据比特和至少一个LDPC奇偶校验位的一系列数据比特。一系列数据位满足LDPC奇偶校验方程。

54. 发明授权

US09019644B2 Systems and methods for data addressing in a storage device 有权
标题翻译：存储设备中数据寻址的系统和方法
公开(公告)号：US09019644B2
公开(公告)日：2015-04-28
申请号：US13113219
申请日：2011-05-23
申请人： Yang Han , Zongwang Li , Shaohua Yang , Wu Chang
发明人： Yang Han , Zongwang Li , Shaohua Yang , Wu Chang
IPC分类号： G11B5/012 , G11B5/09 , G11B20/18 , G11B20/12
CPC分类号： G11B5/012 , G11B5/09 , G11B20/1217 , G11B20/1833 , G11B20/1866 , G11B2020/1222 , G11B2020/1267 , G11B2020/1288 , G11B2220/2516
摘要： Various embodiments of the present invention provide systems and methods for format efficient data storage. As an example, a data storage device is described that includes: a storage medium, a read/write head assembly, and a read channel circuit. The read/write head assembly is disposed in relation to the storage medium and operable to sense information corresponding to an encoded codeword. The read channel circuit is operable to receive the encoded codeword. The read channel circuit includes a missing symbols insertion circuit, a codeword de-scramble circuit, an address insertion circuit, and a data decoder circuit. The missing symbols insertion circuit, the codeword de-scramble circuit, and the address insertion circuit together are operable to pad a derivative of the encoded codeword with a plurality of symbols, to de-scramble the derivative of the encoded codeword, and to insert address information corresponding to the derivative of the encoded codeword to yield a modified encoded codeword. The data decoder circuit is operable to apply a data decoding algorithm to the modified encoded codeword to yield a decoded output.
摘要翻译：本发明的各种实施例提供了用于格式化数据存储的系统和方法。作为示例，描述了数据存储设备，其包括：存储介质，读/写头组件和读通道电路。读/写头组件相对于存储介质设置并且可操作以感测与编码码字对应的信息。读通道电路可操作以接收编码码字。读通道电路包括缺失符号插入电路，码字解扰电路，地址插入电路和数据解码器电路。丢失的符号插入电路，码字解扰电路和地址插入电路在一起可操作以用多个符号填充经编码的码字的导数，以解码编码码字的导数，并插入地址对应于编码码字的导数的信息以产生经修改的编码码字。数据解码器电路可操作以将数据解码算法应用到经修改的编码码字以产生解码输出。

55. 发明授权

US08898539B2 Correcting errors in miscorrected codewords using list decoding 有权
标题翻译：使用列表解码校正错误码字中的错误
公开(公告)号：US08898539B2
公开(公告)日：2014-11-25
申请号：US13611158
申请日：2012-09-12
申请人： Yang Han , Shaohua Yang , Zongwang Li , Fan Zhang , Anatoli A. Bolotov , Mikhail I. Grinchuk , Paul G. Filseth , Lav D. Ivanovic
发明人： Yang Han , Shaohua Yang , Zongwang Li , Fan Zhang , Anatoli A. Bolotov , Mikhail I. Grinchuk , Paul G. Filseth , Lav D. Ivanovic
IPC分类号： H03M13/00
CPC分类号： H03M13/6337 , H03M13/09 , H03M13/1102 , H03M13/1128 , H03M13/152 , H03M13/2957 , H03M13/3707 , H03M13/3753 , H03M13/451
摘要： A receive path of a communications system comprises an error-correction decoder, an error-detection decoder, and a codeword adjuster. The error-correction decoder performs error-correction decoding on a received codeword to generate a valid codeword. The error-detection decoder performs error-detection decoding on the valid codeword to determine whether or not the valid codeword is the correct codeword that was transmitted. If the valid codeword is not the correct codeword, then the codeword adjuster generates an adjusted valid codeword by applying an error vector to the valid codeword. The error-detection decoder performs error-detection decoding on the adjusted valid codeword to determine whether or not the adjusted valid codeword is the correct codeword. When the error-correction decoder generates an incorrect valid codeword, adjusting the valid codeword enables the receive path to recover the correct codeword without retransmitting or re-detecting the codeword.
摘要翻译：通信系统的接收路径包括纠错解码器，错误检测解码器和码字调节器。误差校正解码器对接收的码字进行纠错解码，以生成有效的码字。错误检测解码器对有效码字执行错误检测解码，以确定有效码字是否是发送的正确码字。如果有效码字不是正确的码字，则码字调节器通过向有效码字应用误差向量来生成经调整的有效码字。错误检测解码器对经调整的有效码字执行错误检测解码，以确定调整后的有效码字是否为正确码字。当纠错解码器产生不正确的有效码字时，调整有效码字使得接收路径能够恢复正确的码字而不重传或重新检测码字。

56. 发明授权

US08719682B2 Adaptive calibration of noise predictive finite impulse response filter 有权
标题翻译：噪声预测有限脉冲响应滤波器的自适应校准
公开(公告)号：US08719682B2
公开(公告)日：2014-05-06
申请号：US13525182
申请日：2012-06-15
申请人： Yang Han , Shaohua Yang , Fan Zhang , Zongwang Li , Changyou Xu
发明人： Yang Han , Shaohua Yang , Fan Zhang , Zongwang Li , Changyou Xu
IPC分类号： G06F11/07
CPC分类号： G11B20/10046 , H03M13/1111 , H03M13/2957 , H03M13/6325 , H03M13/6343 , H04L25/03171 , H04L25/03318 , H04L25/067
摘要： Various embodiments of the present inventions are related to adaptive calibration of NPFIR filters in a data detector. For example, an apparatus for calibrating a noise predictive filter is disclosed, including a data detector operable to generate detected values for data sectors and having an embedded noise predictive finite impulse response filter. The apparatus also includes a comparator operable to determine whether a quality metric for a current one of the data sectors meets a noise threshold. The apparatus also includes a filter calibration circuit operable to adapt a number of filter coefficients for the noise predictive finite impulse response filter based on the detected values for the data sectors, and to omit the detected values for the current one of the data sectors from adaptation for one of the filter coefficients if the quality metric for the current one of the data sectors does not meet the noise threshold.
摘要翻译：本发明的各种实施例涉及数据检测器中的NPFIR滤波器的自适应校准。例如，公开了一种用于校准噪声预测滤波器的装置，包括可操作以产生数据扇区的检测值并具有嵌入式噪声预测有限脉冲响应滤波器的数据检测器。该装置还包括比较器，可操作以确定当前数据扇区的质量度量是否符合噪声阈值。该装置还包括滤波器校准电路，其可操作以基于用于数据扇区的检测值来适应用于噪声预测有限脉冲响应滤波器的多个滤波器系数，并且从适配中省去当前数据扇区的检测值对于当前一个数据扇区的质量度量不满足噪声阈值的滤波器系数之一。

57. 发明授权

US08683306B2 Systems and methods for data detection including dynamic scaling 有权
标题翻译：用于数据检测的系统和方法，包括动态缩放
公开(公告)号：US08683306B2
公开(公告)日：2014-03-25
申请号：US12651547
申请日：2010-01-04
申请人： Shaohua Yang , Weijun Tan , Zongwang Li , Kiran Gunnam
发明人： Shaohua Yang , Weijun Tan , Zongwang Li , Kiran Gunnam
IPC分类号： H03M13/03
CPC分类号： H03M13/1105 , H03M13/2957 , H03M13/3961 , H03M13/6325 , H03M13/658 , H04L1/005 , H04L1/0057
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes a channel detector circuit. The channel detector circuit includes a branch metric calculator circuit that is operable to receive a number of violated checks from a preceding stage, and to scale an intrinsic branch metric using a scalar selected based at least in part on the number of violated checks to yield a scaled intrinsic branch metric.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，公开了一种包括信道检测器电路的数据处理系统。信道检测器电路包括分支度量计算器电路，其可操作以从前一级接收多个违反的检查，并且使用至少部分地基于违反检查的数量选择的标量来缩放固有分支度量，以产生缩放的内在分支度量。

58. 发明授权

US08531320B2 Systems and methods for memory efficient data decoding 有权
标题翻译：用于存储器高效数据解码的系统和方法
公开(公告)号：US08531320B2
公开(公告)日：2013-09-10
申请号：US13295150
申请日：2011-11-14
申请人： Zongwang Li , Chung-Li Yang , Shaohua Yang , Changyou Xu
发明人： Zongwang Li , Chung-Li Yang , Shaohua Yang , Changyou Xu
IPC分类号： H03M7/00
CPC分类号： H03M7/30 , H03M7/6005
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes a data decoder circuit. The data decoder circuit is operable to: apply a decoding algorithm to a decoder input on a first decoder iteration to yield a first decoder output; compress an output derived from the first decoder output to yield a compressed decoder output; de-compress the compressed decoder output to yield a second decoder output; and apply the decoding algorithm to the second decoder output to yield a third decoder output.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，公开了一种包括数据解码器电路的数据处理系统。数据解码器电路可操作以：在第一解码器迭代中将解码算法应用于解码器输入以产生第一解码器输出; 压缩从第一解码器输出得到的输出以产生压缩的解码器输出; 解压缩压缩解码器输出以产生第二解码器输出; 并将解码算法应用于第二解码器输出以产生第三解码器输出。

59. 发明申请

US20130139023A1 Variable Sector Size Interleaver 审中-公开
标题翻译：可变扇区大小交织器
公开(公告)号：US20130139023A1
公开(公告)日：2013-05-30
申请号：US13305551
申请日：2011-11-28
申请人： Yang Han , Zongwang Li , Shaohua Yang
发明人： Yang Han , Zongwang Li , Shaohua Yang
IPC分类号： G06F12/06 , G06F11/10 , H03M13/05
CPC分类号： G11B20/1866 , G11B20/1833 , G11B2020/185 , G11B2220/415 , H03M13/1137 , H03M13/114 , H03M13/116 , H03M13/1171 , H03M13/2778 , H03M13/2792 , H03M13/3707 , H03M13/635 , H03M13/6362 , H03M13/6516
摘要： Various embodiments of the present invention are related to methods and apparatuses for interleaving data, and more particularly to methods and apparatuses for interleaving variably sized blocks of data. For example, in one embodiment an apparatus includes a data partitioner operable to partition the block of data into a real data portion and a missing bits portion. The real data portion is adapted to contain data bits from the variably sized block of data and the missing bits portion is adapted to be filled with a variable number of the data bits. The apparatus also includes at least one local interleaver operable to apply a permutation across each of a plurality of sub-portions of the real data portion and the missing bits portion, and a global interleaver operable to apply a global permutation across the real data portion.
摘要翻译：本发明的各种实施例涉及用于交织数据的方法和装置，更具体地涉及用于交织可变大小的数据块的方法和装置。例如，在一个实施例中，装置包括可操作以将数据块划分成实数据部分和丢失位部分的数据分割器。实数据部分适于包含来自可变大小的数据块的数据位，并且丢失位部分适于用可变数目的数据位填充。该装置还包括至少一个本地交织器，其可操作以对实数据部分和丢失比特部分的多个子部分中的每一个应用置换，以及全局交织器，其可操作以跨实际数据部分应用全局置换。

60. 发明申请

US20130120167A1 Systems and Methods for Memory Efficient Data Decoding 有权
标题翻译：高效数据解码的系统和方法
公开(公告)号：US20130120167A1
公开(公告)日：2013-05-16
申请号：US13295150
申请日：2011-11-14
申请人： Zongwang Li , Chung-Li Yang , Shaohua Yang , Changyou Xu
发明人： Zongwang Li , Chung-Li Yang , Shaohua Yang , Changyou Xu
IPC分类号： H03M7/30
CPC分类号： H03M7/30 , H03M7/6005
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes a data decoder circuit. The data decoder circuit is operable to: apply a decoding algorithm to a decoder input on a first decoder iteration to yield a first decoder output; compress an output derived from the first decoder output to yield a compressed decoder output; de-compress the compressed decoder output to yield a second decoder output; and apply the decoding algorithm to the second decoder output to yield a third decoder output.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，公开了一种包括数据解码器电路的数据处理系统。数据解码器电路可操作以：在第一解码器迭代中将解码算法应用于解码器输入以产生第一解码器输出; 压缩从第一解码器输出得到的输出以产生压缩的解码器输出; 解压缩压缩解码器输出以产生第二解码器输出; 并将解码算法应用于第二解码器输出以产生第三解码器输出。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式