会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 51. 发明授权
    • Systems and methods for adaptive CBD estimation in a storage device
    • 存储设备中自适应CBD估计的系统和方法
    • US08154818B2
    • 2012-04-10
    • US12663345
    • 2008-10-20
    • George MathewYuan Xing LeeHongwei SongJefferson E. Singleton
    • George MathewYuan Xing LeeHongwei SongJefferson E. Singleton
    • G11B21/02
    • G11B5/6029
    • Various embodiments of the present invention provide systems and methods for adaptive channel bit density estimation. For example, various embodiments of the present invention provide methods for adaptively estimating channel bit density. Such methods include providing a storage medium (178) that includes information corresponding to a process data set, and accessing the process data set from the storage medium (505). A first channel bit density estimate (535) is computed based at least in part on a first portion of the process data set (520-530), and a second channel bit density estimate (535) is calculated based at least in part on the first portion of the process data set, a second portion of the process data set (520-530) and the first channel bit density estimate (535).
    • 本发明的各种实施例提供了用于自适应信道比特密度估计的系统和方法。 例如,本发明的各种实施例提供了自适应地估计信道比特密度的方法。 这样的方法包括提供包括与过程数据集相对应的信息的存储介质(178),以及从存储介质(505)访问过程数据集。 至少部分地基于过程数据集(520-530)的第一部分来计算第一信道比特密度估计(535),并且至少部分地基于所述第二信道比特密度估计 过程数据集的第一部分,过程数据集(520-530)的第二部分和第一信道比特密度估计(535)。
    • 52. 发明申请
    • Systems and Methods for Low Latency Noise Cancellation
    • 低延迟噪声消除系统和方法
    • US20120068752A1
    • 2012-03-22
    • US12887369
    • 2010-09-21
    • Jingfeng LiuHaotian ZhangHongwei SongGeorge Mathew
    • Jingfeng LiuHaotian ZhangHongwei SongGeorge Mathew
    • H03H11/26H03K5/01
    • G11B20/10046G11B20/10509
    • Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing circuit is discussed that includes a data detector circuit, a detector mimicking circuit, and an error calculation circuit. The data detector circuit is operable to perform a data detection process on a first signal derived from a data input to yield a detected output. The data mimicking circuit is operable to process a second signal derived from the data input to yield a mimicked output. The error calculation circuit is operable to calculate a difference between the second signal and a third signal derived from the mimicked output to yield a feedback signal. The feedback signal is operable to modify the data input during a subsequent period.
    • 本发明的各种实施例提供了用于数据处理的系统和方法。 例如,讨论了包括数据检测器电路,检测器模拟电路和误差计算电路的数据处理电路。 数据检测器电路可操作以对从数据输入导出的第一信号执行数据检测处理,以产生检测到的输出。 数据模拟电路可操作以处理从数据输入得到的第二信号以产生模拟输出。 误差计算电路可用于计算第二信号和从模拟输出得到的第三信号之间的差以产生反馈信号。 反馈信号可操作以在随后的时段内修改数据输入。
    • 56. 发明授权
    • Fly-height control using asynchronous sampling
    • 飞高控制采用异步采样
    • US08077427B2
    • 2011-12-13
    • US12758122
    • 2010-04-12
    • George MathewJeffrey GrundvigHongwei SongYuan Xing Lee
    • George MathewJeffrey GrundvigHongwei SongYuan Xing Lee
    • G11B5/60
    • G11B5/6029G11B5/012G11B5/6064
    • In one embodiment, a hard-disk drive system performs fly-height control using a read-back mode and a loop-back mode. The read-back mode measures first and second harmonics pre-recorded on the medium and divides the first measurement by the second to obtain a read-back mode harmonic ratio. The loop-back mode measures the same first and second harmonics; however, the harmonics are provided by a write precompensation circuit rather than the medium. Further, the loop-back mode measurements are performed using asynchronous sampling to address aliasing and quantization errors. The first measurement is divided by the second to generate a loop-back harmonic ratio. In logarithm domain, the loop-back ratio is subtracted from the read-back mode ratio to remove environment-induced variations in the read path electronic circuits. The resulting harmonic ratio is subtracted from an initial harmonic ratio determined, for example, during manufacturing, to determine how much the harmonic ratio has changed.
    • 在一个实施例中,硬盘驱动器系统使用回读模式和循环模式来执行飞行高度控制。 回读模式测量在介质上预先记录的第一和第二次谐波,并将第一次测量除以秒,以获得回读模式谐波比。 环回模式测量相同的第一和第二谐波; 然而,谐波由写入预补偿电路而不是介质提供。 此外,使用异步采样来执行环回模式测量以解决混叠和量化误差。 第一次测量除以二次以产生回路谐波比。 在对数域中,从回读模式比率中减去回路比,以消除读取路径电子电路中的环境引起的变化。 从制造时例如确定的初始谐波比减去得到的谐波比,以确定谐波比已经改变了多少。
    • 59. 发明授权
    • Systems and methods for dibit correction
    • 双向校正的系统和方法
    • US07974030B2
    • 2011-07-05
    • US12463626
    • 2009-05-11
    • George MathewHongwei SongYuan Xing Lee
    • George MathewHongwei SongYuan Xing Lee
    • G11B20/10
    • G11B20/10203G11B2220/2516
    • Various embodiments of the present invention provide systems and methods for providing a corrected dibit signal. As an example, various embodiments of the present invention provide dibit correction circuits. Such dibit correction circuits include a dibit sample buffer, a maximum sample detector circuit, a side sample detector circuit, and a dibit correction circuit. The dibit sample buffer includes a plurality of samples of an uncorrected dibit signal. The maximum sample detector circuit identifies a maximum sample of the plurality of samples of the uncorrected dibit signal, and the side sample detector circuit identifies a first side sample prior to the maximum sample on the uncorrected dibit signal and a second side sample following the maximum sample on the uncorrected dibit signal. The dibit correction circuit applies a correction factor calculated based at least in part on the maximum sample, the first side sample and the second side sample to at least a subset of the plurality of samples of the uncorrected dibit signals to yield a plurality of corrected dibit signals.
    • 本发明的各种实施例提供了用于提供校正的双位信号的系统和方法。 作为示例,本发明的各种实施例提供双向校正电路。 这种二进制校正电路包括二进制采样缓冲器,最大采样检测器电路,侧样本检测器电路和二位校正电路。 双位采样缓冲器包括多个未校正的双位信号的样本。 最大样本检测器电路识别未校正的双位信号的多个样本的最大样本,并且侧样本检测器电路识别在未校正的双位信号上的最大样本之前的第一侧样本,以及最大样本之后的第二侧样本 对未校正的双位信号。 双向校正电路将至少部分地基于最大采样,第一侧采样和第二侧采样计算的校正因子应用于未校正的双位信号的多个采样的至少一个子集,以产生多个校正的双位 信号。
    • 60. 发明授权
    • Systems and methods for on-the-fly write pre-compensation estimation
    • 用于即时写入预补偿估计的系统和方法
    • US07859780B2
    • 2010-12-28
    • US12199379
    • 2008-08-27
    • George MathewYuan Xing LeeHongwei Song
    • George MathewYuan Xing LeeHongwei Song
    • G11B5/09G11B5/02
    • G11B5/09G11B20/10194
    • Various embodiments of the present invention provide systems and methods for write pre-compensation. For example, various embodiments of the present invention provide systems for on-the-fly estimation of write pre-compensation values. Such systems include a magnetic storage medium, a read/write head assembly disposed in relation to the magnetic storage medium, and an analog to digital converter that receives an analog signal from the read/write head assembly corresponding to a data set stored on the magnetic storage medium and provides a series of digital samples corresponding to the data set. The storage devices further include a read data processing circuit that receives the same series of digital samples and provides a user data output, and a pre-compensation value calculation circuit that receives the series of digital samples and provides an updated write pre-compensation value.
    • 本发明的各种实施例提供了用于写入预补偿的系统和方法。 例如,本发明的各种实施例提供用于写入预补偿值的即时估计的系统。 这样的系统包括磁存储介质,相对于磁存储介质设置的读/写头组件和模数转换器,其从读/写头组件接收对应于存储在磁盘上的数据集的模拟信号 并提供与数据集相对应的一系列数字样本。 存储装置还包括读取数据处理电路,其接收相同系列的数字样本并提供用户数据输出,以及预补偿值计算电路,其接收一系列数字样本并提供更新的写入预补偿值。