会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 51. 发明授权
    • Semiconductor device and method for manufacturing the semiconductor device
    • 半导体装置及其制造方法
    • US08440502B2
    • 2013-05-14
    • US13228486
    • 2011-09-09
    • Kengo AkimotoMasashi Tsubuku
    • Kengo AkimotoMasashi Tsubuku
    • H01L21/84
    • H01L29/7869H01L27/1225H01L29/41733
    • An object is to suppress deterioration of element characteristics even when an oxide semiconductor is formed after a gate insulating layer, a source electrode layer, and a drain electrode layer are formed. A gate electrode layer is formed over a substrate. A gate insulating layer is formed over the gate electrode layer. A source electrode layer and a drain electrode layer are formed over the gate insulating layer. Surface treatment is performed on surfaces of the gate insulating layer, the source electrode layer, and the drain electrode layer which are formed over the substrate. After the surface treatment is performed, an oxide semiconductor layer is formed over the gate insulating layer, the source electrode layer, and the drain electrode layer.
    • 即使在形成了栅极绝缘层,源极电极层和漏极电极层之后形成氧化物半导体,也是要抑制元件特性的劣化。 在基板上形成栅极电极层。 在栅电极层上形成栅极绝缘层。 源极电极层和漏电极层形成在栅绝缘层上。 在形成在基板上的栅极绝缘层,源极电极层和漏极电极层的表面上进行表面处理。 在进行表面处理之后,在栅极绝缘层,源极电极层和漏极电极层上形成氧化物半导体层。
    • 59. 发明授权
    • Semiconductor device and manufacturing method thereof
    • 半导体装置及其制造方法
    • US08318551B2
    • 2012-11-27
    • US12627204
    • 2009-11-30
    • Kengo AkimotoToshinari Sasaki
    • Kengo AkimotoToshinari Sasaki
    • H01L21/84H01L29/10H01L29/12
    • H01L29/7869H01L27/1225H01L29/41733H01L29/66969
    • A gate electrode layer over a substrate; a gate insulating layer over the gate electrode layer; a first source electrode layer and a first drain electrode layer over the gate insulating layer; an oxide semiconductor layer over the gate insulating layer; and a second source electrode layer and a second drain electrode layer over the oxide semiconductor layer. A first part, a second part, and a third part of a bottom surface are in contact with the first source electrode layer, the first drain electrode layer, and the gate insulating layer respectively. A first part and a second part of the top surface are in contact with the second source electrode layer and the second drain electrode layer respectively. The first source electrode layer and the first drain electrode layer are electrically connected to the second source electrode layer and the second drain electrode layer respectively.
    • 衬底上的栅电极层; 栅电极层上的栅极绝缘层; 栅极绝缘层上的第一源极电极层和第一漏极电极层; 栅极绝缘层上的氧化物半导体层; 以及在所述氧化物半导体层上的第二源极电极层和第二漏极电极层。 第一部分,第二部分和底部表面的第三部分分别与第一源极电极层,第一漏极电极层和栅极绝缘层接触。 上表面的第一部分和第二部分分别与第二源极电极层和第二漏极电极层接触。 第一源极电极层和第一漏极电极层分别与第二源极电极层和第二漏极电极层电连接。