会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 51. 发明授权
    • Method of manufacturing semiconductor device having planar single
crystal semiconductor surface
    • 制造具有平面单晶半导体表面的半导体器件的方法
    • US5214001A
    • 1993-05-25
    • US640499
    • 1991-01-14
    • Takashi IpposhiKazuyuki Sugahara
    • Takashi IpposhiKazuyuki Sugahara
    • H01L21/20H01L21/304H01L21/762
    • H01L21/304H01L21/2026H01L21/76248
    • A manufacturing method of a semiconductor device having a planar single crystal semiconductor surface is disclosed. In the manufacturing method of a semiconductor device, an insulating film is formed on a semiconductor substrate, a noncrystal semiconductor film is formed on the insulating film, a stripe-like anti-reflection film is formed on the noncrystal semiconductor film, and laser beam is irradiated along the anti-reflection film. Because of the difference in temperature, a film with thicknesses different in a substrate region in which the anti-reflection film is formed and a region around it is formed. A film to be a machining allowance for polishing is formed on the single crystal semiconductor film, polishing is performed from the side of said film to be a machining allowance for polishing so that desired planar film thickness of the single crystal semiconductor film is implemented.
    • 公开了具有平面单晶半导体表面的半导体器件的制造方法。 在半导体装置的制造方法中,在半导体基板上形成绝缘膜,在绝缘膜上形成非晶半导体膜,在非晶半导体膜上形成条状的防反射膜,激光束为 沿抗反射膜照射。 由于温度的差异,形成了在其中形成防反射膜的基板区域和其周围的区域具有不同厚度的膜。 在单晶半导体膜上形成作为研磨加工余量的膜,从所述膜的侧面进行研磨,作为研磨用的加工余量,从而实现单晶半导体膜的期望的平面膜厚。
    • 52. 发明授权
    • Stacked semiconductor device
    • 堆叠半导体器件
    • US5128732A
    • 1992-07-07
    • US199439
    • 1988-05-27
    • Kazuyuki SugaharaTadashi NishimuraShigeru KusunokiYasuo InoueYasuo Yamaguchi
    • Kazuyuki SugaharaTadashi NishimuraShigeru KusunokiYasuo InoueYasuo Yamaguchi
    • H01L27/06
    • H01L27/0688
    • A stacked semiconductor device has three-dimensional alternate layers of iconductor elements and insulating layers each electrically insulating the adjacent upper and lower layers of semiconductor elements, formed on a single crystal semiconductor substrate. A semiconductor is deposited in openings formed respectively in the insulating layers to form single crystal semiconductor layers each having the same crystal axis as the single crystal semiconductor substrate respectively over the insulating layers, and semiconductor elements are formed respectively in a plurality of layers. The opening formed through the upper insulating layer reaches the lower layer of the semiconductor element immediately below the same upper insulating layer, and is formed at a position spaced apart horizontally from the opening formed through the lower insulating layer immediately below the same upper insulating layer. A semiconductor for forming the upper layer of a semiconductor having the same crystal axis as the lower layer of a semiconductor is deposited in the opening of the upper insulating layer so that satisfactory lateral epitaxial growth will occur over the insulating layer.
    • 叠层半导体器件具有三维交替层的半导体元件和绝缘层,每个绝缘层将形成在单晶半导体衬底上的相邻的半导体元件的上层和下层电绝缘。 分别在绝缘层中形成的开口中沉积半导体,以形成分别在绝缘层上分别与单晶半导体衬底相同的晶轴的单晶半导体层,并分别形成多个半导体元件。 通过上绝缘层形成的开口到达同一上绝缘层正下方的半导体元件的下层,并形成在与通过同一上绝缘层正下方的下绝缘层形成的开口水平间隔开的位置处。 用于形成具有与半导体的下层相同的晶轴的半导体的上层的半导体被沉积在上绝缘层的开口中,使得在绝缘层上将发生令人满意的横向外延生长。