专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US08268389B2 Precast thermal interface adhesive for easy and repeated, separation and remating 有权
标题翻译：预制热界面粘合剂，易于重复，分离和重新配制
公开(公告)号：US08268389B2
公开(公告)日：2012-09-18
申请号：US12684174
申请日：2010-01-08
申请人： Evan G. Colgan , Paul W. Coteus , Michael A. Gaynes , Kenneth C. Marston , Steven P. Ostrander
发明人： Evan G. Colgan , Paul W. Coteus , Michael A. Gaynes , Kenneth C. Marston , Steven P. Ostrander
IPC分类号： B05D5/10
CPC分类号： B32B37/1207 , B32B37/26 , B32B2037/243 , B32B2037/268 , B32B2309/02 , B32B2311/12 , B32B2311/24 , B32B2457/08 , Y10T156/11 , Y10T156/1195 , Y10T428/2804 , Y10T428/2813 , Y10T428/2861
摘要： Precast curable thermal interface adhesives facilitating the easy and repeatable separation and remaining of electronic components at thermal interfaces thereof, and a method for implementing the foregoing repeatable separation and remating at the thermal interfaces of components through the use of such adhesives.
摘要翻译：预制的可固化热界面粘合剂便于在其热界面处容易且可重复地分离和保留电子部件，以及用于通过使用这种粘合剂在组件的热界面处实现上述可重复分离和重新化的方法。

42. 发明授权

US08191245B2 Method of forming a land grid array (LGA) interposer 有权
标题翻译：形成平面阵列（LGA）插入器的方法
公开(公告)号：US08191245B2
公开(公告)日：2012-06-05
申请号：US12116317
申请日：2008-05-07
申请人： Gareth G. Hougham , Brian S. Beaman , Evan G. Colgan , Paul W. Coteus , Stefano S. Oggioni , Enrique Vargas
发明人： Gareth G. Hougham , Brian S. Beaman , Evan G. Colgan , Paul W. Coteus , Stefano S. Oggioni , Enrique Vargas
IPC分类号： H01R9/00
CPC分类号： H01R12/714 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H01R12/52 , H05K3/326 , H05K3/4007 , H05K7/1061 , H05K2201/0133 , H05K2201/0367 , H05K2201/09481 , H05K2201/09745 , H05K2201/10378 , H05K2201/10734 , Y10T29/49002 , Y10T29/49121 , Y10T29/49124 , Y10T29/49126 , Y10T29/49128 , Y10T29/4913 , Y10T29/49147 , Y10T29/49149 , Y10T29/49151 , Y10T29/49155 , Y10T29/49158 , Y10T29/49165 , Y10T29/49204 , Y10T29/49208 , Y10T29/49213 , Y10T29/49218 , Y10T29/49222 , H01L2924/00
摘要： A land grid array (LGA) interposer structure, including an electrically insulating carrier plane, and at least one interposer mounted on a first surface of said carrier plane. The interposer possesses a hemi-toroidal configuration in transverse cross-section and is constituted of a dielectric elastomeric material. A plurality of electrically-conductive elements are arranged about the surface of the at least one hemi-toroidal interposer and extend radically inwardly and downwardly from an uppermost end thereof into electrical contact with at least one component located on an opposite side of the electrically insulating carrier plane. Provided is also a method of producing the land grid array interposer structure.
摘要翻译：包括电绝缘载体平面的平面栅格阵列（LGA）插入器结构以及安装在所述载体平面的第一表面上的至少一个插入器。插入件在横截面中具有半环形结构，并由介电弹性体材料构成。多个导电元件围绕至少一个半环形插入器的表面布置并且从其最上端向内和向下自由地延伸至与位于电绝缘载体的相对侧上的至少一个部件的电接触飞机还提供了一种制造焊盘栅格阵列中介层结构的方法。

43. 发明申请

US20110171466A1 PRECAST THERMAL INTERFACE ADHESIVE FOR EASY AND REPEATED, SEPARATION AND REMATING 有权
标题翻译：预热接口粘合剂用于轻松和重复，分离和除尘
公开(公告)号：US20110171466A1
公开(公告)日：2011-07-14
申请号：US12684174
申请日：2010-01-08
申请人： Evan George Colgan , Paul W. Coteus , Michael Authony Gaynes , Kenneth Charles Marston , Steven P. Ostrander
发明人： Evan George Colgan , Paul W. Coteus , Michael Authony Gaynes , Kenneth Charles Marston , Steven P. Ostrander
IPC分类号： B32B7/06 , B32B38/10
CPC分类号： B32B37/1207 , B32B37/26 , B32B2037/243 , B32B2037/268 , B32B2309/02 , B32B2311/12 , B32B2311/24 , B32B2457/08 , Y10T156/11 , Y10T156/1195 , Y10T428/2804 , Y10T428/2813 , Y10T428/2861
摘要： Precast curable thermal interface adhesives facilitating the easy and repeatable separation and remaining of electronic components at thermal interfaces thereof, and a method for implementing the foregoing repeatable separation and remating at the thermal interfaces of components through the use of such adhesives.
摘要翻译：预制的可固化热界面粘合剂便于在其热界面处容易且可重复地分离和保留电子部件，以及用于通过使用这种粘合剂在组件的热界面处实现上述可重复分离和重新化的方法。

44. 发明申请

US20110072219A1 MANAGING COHERENCE VIA PUT/GET WINDOWS 失效
标题翻译：通过输入/获取窗口管理相关性
公开(公告)号：US20110072219A1
公开(公告)日：2011-03-24
申请号：US12953770
申请日：2010-11-24
申请人： Matthias A. Blumrich , Dong Chen , Paul W. Coteus , Alan G. Gara , Mark E. Giampapa , Phillip Heidelberger , Dirk Hoenicke , Martin Ohmacht
发明人： Matthias A. Blumrich , Dong Chen , Paul W. Coteus , Alan G. Gara , Mark E. Giampapa , Phillip Heidelberger , Dirk Hoenicke , Martin Ohmacht
IPC分类号： G06F12/08
CPC分类号： H05K7/20836 , F24F11/77 , G06F9/52 , G06F9/526 , G06F15/17381 , G06F17/142 , G09G5/008 , H04L7/0338
摘要： A method and apparatus for managing coherence between two processors of a two processor node of a multi-processor computer system. Generally the present invention relates to a software algorithm that simplifies and significantly speeds the management of cache coherence in a message passing parallel computer, and to hardware apparatus that assists this cache coherence algorithm. The software algorithm uses the opening and closing of put/get windows to coordinate the activated required to achieve cache coherence. The hardware apparatus may be an extension to the hardware address decode, that creates, in the physical memory address space of the node, an area of virtual memory that (a) does not actually exist, and (b) is therefore able to respond instantly to read and write requests from the processing elements.
摘要翻译：一种用于管理多处理器计算机系统的两个处理器节点的两个处理器之间的相干性的方法和装置。通常，本发明涉及一种软件算法，其简化并显着加速了传送并行计算机的消息中的高速缓存一致性的管理以及辅助该高速缓存一致性算法的硬件设备。软件算法使用put / get窗口的打开和关闭来协调激活的所需要的，以实现缓存一致性。硬件设备可以是硬件地址解码的扩展，其在节点的物理存储器地址空间中创建（a）实际不存在的虚拟存储器的区域，并且（b）因此能够立即响应从处理元素读取和写入请求。

45. 发明申请

US20110055671A1 ADVANCED MEMORY DEVICE HAVING IMPROVED PERFORMANCE, REDUCED POWER AND INCREASED RELIABILITY 有权
标题翻译：具有改进性能，降低功耗和提高可靠性的高级存储设备
公开(公告)号：US20110055671A1
公开(公告)日：2011-03-03
申请号：US12553400
申请日：2009-09-03
申请人： Kyu-Hyoun Kim , George L. Chiu , Paul W. Coteus , Daniel M. Dreps , Kevin C. Gower , Hillery C. Hunter , Charles A. Kilmer , Warren E. Maule
发明人： Kyu-Hyoun Kim , George L. Chiu , Paul W. Coteus , Daniel M. Dreps , Kevin C. Gower , Hillery C. Hunter , Charles A. Kilmer , Warren E. Maule
IPC分类号： G11C7/00 , G11C8/18 , H03M13/09 , G06F11/07 , G06F11/10
CPC分类号： G11C7/1078 , G06F11/1028 , G11C7/04 , G11C7/1051 , G11C7/1066 , G11C7/1069 , G11C7/109 , G11C7/22 , G11C7/222 , G11C11/401 , G11C11/406 , G11C11/40611 , G11C11/40615 , G11C11/40626 , G11C11/4076 , G11C11/4096 , G11C29/02 , G11C29/023 , G11C29/028 , G11C2207/2254
摘要： An advanced memory having improved performance, reduced power and increased reliability. A memory device includes a memory array, a receiver for receiving a command and associated data, error control coding circuitry for performing error control checking on the received command, and data masking circuitry for preventing the associated data from being written to the memory array in response to the error control coding circuitry detecting an error in the received command. Another memory device includes a programmable preamble. Another memory device includes a fast exit self-refresh mode. Another memory device includes auto refresh function that is controlled by the characteristic device. Another memory device includes an auto refresh function that is controlled by a characteristic of the memory device.
摘要翻译：具有改进性能，降低功耗和增加可靠性的高级内存。存储器件包括存储器阵列，用于接收命令和相关联的数据的接收器，用于对接收到的命令执行错误控制检查的差错控制编码电路以及用于防止相关联的数据被响应地写入存储器阵列的数据屏蔽电路对错误控制编码电路检测接收到的命令中的错误。另一个存储器件包括可编程序序。另一存储器件包括快速退出自刷新模式。另一种存储装置包括由特征装置控制的自动刷新功能。另一存储器件包括由存储器件的特性控制的自动刷新功能。

46. 发明授权

US07832094B2 Method of operatively combining a plurality of components to form a land grip array interposer (LGA) structure utilizing metal-on-elastomer hemi-torus and other multiple points of contact geometries 有权
标题翻译：可操作地组合多个部件以形成利用金属弹性体半环和其它多个接触点几何形状的焊盘握柄阵列插入件（LGA）结构的方法
公开(公告)号：US07832094B2
公开(公告)日：2010-11-16
申请号：US12047694
申请日：2008-03-13
申请人： Gareth G. Hougham , Brian S. Beaman , Evan G. Colgan , Paul W. Coteus , Stefano S. Oggioni , Enrique Vargas
发明人： Gareth G. Hougham , Brian S. Beaman , Evan G. Colgan , Paul W. Coteus , Stefano S. Oggioni , Enrique Vargas
IPC分类号： H01R12/00 , H01K3/00
CPC分类号： H01R12/714 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H01R12/52 , H05K3/326 , H05K3/4007 , H05K7/1061 , H05K2201/0133 , H05K2201/0367 , H05K2201/09481 , H05K2201/09745 , H05K2201/10378 , H05K2201/10734 , Y10T29/49002 , Y10T29/49121 , Y10T29/49124 , Y10T29/49126 , Y10T29/49128 , Y10T29/4913 , Y10T29/49147 , Y10T29/49149 , Y10T29/49151 , Y10T29/49155 , Y10T29/49158 , Y10T29/49165 , Y10T29/49204 , Y10T29/49208 , Y10T29/49213 , Y10T29/49218 , Y10T29/49222 , H01L2924/00
摘要： A method of operatively combining a plurality of components to form a land grid array (LGA) interposer structure, including an electrically insulating carrier plane, and at least one interposer mounted on a first surface of said carrier plane. The interposer possesses a hemi-toroidal configuration in transverse cross-section and is constituted of a dielectric elastomeric material. A plurality of electrically-conductive elements are arranged about the surface of the at least one hemi-toroidal interposer and extend radically inwardly and downwardly from an uppermost end thereof into electrical contact with at least one component located on an opposite side of the electrically insulating carrier plane.
摘要翻译：一种可操作地组合多个部件以形成包括电绝缘载体平面的平台栅格阵列（LGA）插入器结构以及安装在所述载体平面的第一表面上的至少一个插入器的方法。插入件在横截面中具有半环形结构，并由介电弹性体材料构成。多个导电元件围绕至少一个半环形插入器的表面布置并且从其最上端向内和向下自由地延伸至与位于电绝缘载体的相对侧上的至少一个部件的电接触飞机

47. 发明授权

US07823283B2 Method of forming a land grid array interposer 有权
标题翻译：形成焊盘网格阵列插入件的方法
公开(公告)号：US07823283B2
公开(公告)日：2010-11-02
申请号：US12032316
申请日：2008-02-15
申请人： Gareth G. Hougham , Brian S. Beaman , Evan G. Colgan , Paul W. Coteus , Stefano S. Oggioni , Enrique Vargas
发明人： Gareth G. Hougham , Brian S. Beaman , Evan G. Colgan , Paul W. Coteus , Stefano S. Oggioni , Enrique Vargas
IPC分类号： H01R43/00
CPC分类号： H01R12/714 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H01R12/52 , H05K3/326 , H05K3/4007 , H05K7/1061 , H05K2201/0133 , H05K2201/0367 , H05K2201/09481 , H05K2201/09745 , H05K2201/10378 , H05K2201/10734 , Y10T29/49002 , Y10T29/49121 , Y10T29/49124 , Y10T29/49126 , Y10T29/49128 , Y10T29/4913 , Y10T29/49147 , Y10T29/49149 , Y10T29/49151 , Y10T29/49155 , Y10T29/49158 , Y10T29/49165 , Y10T29/49204 , Y10T29/49208 , Y10T29/49213 , Y10T29/49218 , Y10T29/49222 , H01L2924/00
摘要： A land grid array (LGA) interposer structure, including an electrically insulating carrier plane, and at least one interposer mounted on a first surface of said carrier plane. The interposer possesses a hemi-toroidal configuration in transverse cross-section and is constituted of a dielectric elastomeric material. A plurality of electrically-conductive elements are arranged about the surface of the at least one hemi-toroidal interposer and extend radically inwardly and downwardly from an uppermost end thereof into electrical contact with at least one component located on an opposite side of the electrically insulating carrier plane. Provided is also a method of producing the land grid array interposer structure.
摘要翻译：包括电绝缘载体平面的平面栅格阵列（LGA）插入器结构以及安装在所述载体平面的第一表面上的至少一个插入器。插入件在横截面中具有半环形结构，并由介电弹性体材料构成。多个导电元件围绕至少一个半环形插入器的表面布置并且从其最上端向内和向下自由地延伸至与位于电绝缘载体的相对侧上的至少一个部件的电接触飞机还提供了一种制造焊盘栅格阵列中介层结构的方法。

48. 发明授权

US07771208B2 Metalized elastomeric electrical contacts 有权
标题翻译：金属化弹性电触头
公开(公告)号：US07771208B2
公开(公告)日：2010-08-10
申请号：US12127418
申请日：2008-05-27
申请人： Gareth Geoffrey Hougham , Ali Afzali , Steven Allen Cordes , Paul W. Coteus , Matthew J. Farinelli , Sherif A. Goma , Alphonso P. Lanzetta , Daniel Peter Morris , Joanna Rosner , Nisha Yohannan
发明人： Gareth Geoffrey Hougham , Ali Afzali , Steven Allen Cordes , Paul W. Coteus , Matthew J. Farinelli , Sherif A. Goma , Alphonso P. Lanzetta , Daniel Peter Morris , Joanna Rosner , Nisha Yohannan
IPC分类号： H01R9/09
CPC分类号： H01R9/09 , G01R1/07378 , H01R13/2414 , H05K3/326 , H05K3/4007 , H05K3/4038 , H05K7/1061 , Y10S439/931
摘要： Techniques for forming enhanced electrical connections are provided. In one aspect, an electrical connecting device comprises an electrically insulating carrier having one or more contact structures traversing a plane thereof. Each contact structure comprises an elastomeric material having an electrically conductive layer running along at least one surface thereof continuously through the plane of the carrier.
摘要翻译：提供了用于形成增强的电连接的技术。一方面，电连接装置包括具有穿过其平面的一个或多个接触结构的电绝缘载体。每个接触结构包括具有连续穿过载体平面的至少一个表面延伸的导电层的弹性体材料。

49. 发明申请

US20100138684A1 MEMORY SYSTEM WITH DYNAMIC SUPPLY VOLTAGE SCALING 审中-公开
标题翻译：具有动态电压范围的存储器系统
公开(公告)号：US20100138684A1
公开(公告)日：2010-06-03
申请号：US12326126
申请日：2008-12-02
申请人： Kyu-hyoun Kim , Paul W. Coteus , Alan Gara , Vipin Patel , Kenneth L. Wright
发明人： Kyu-hyoun Kim , Paul W. Coteus , Alan Gara , Vipin Patel , Kenneth L. Wright
IPC分类号： G06F1/04 , G06F1/08
CPC分类号： G06F1/324 , G06F1/3225 , G06F1/3275 , G06F1/3296 , Y02D10/126 , Y02D10/13 , Y02D10/14 , Y02D10/172
摘要： A memory controller, memory device, and method for dynamic supply voltage scaling in a memory system are provided. The method includes receiving a request for a supply voltage change at the memory controller in the memory system, the supply voltage powering the memory device. The method further includes waiting for any current access of the memory device to complete, and disabling a clock between the memory controller and the memory device. The method also includes changing the supply voltage responsive to the request, and enabling the clock.
摘要翻译：提供了一种存储器控制器，存储器件和用于存储器系统中的动态电源电压缩放的方法。该方法包括在存储器系统中的存储器控制器处接收对电源电压变化的请求，为存储器件提供电源电压。该方法还包括等待存储器设备的任何当前访问以完成存储器控制器和存储器设备之间的时钟的禁用。该方法还包括响应于该请求改变电源电压，并启用时钟。

50. 发明授权

US07668970B2 Optimized scalable network switch 失效
标题翻译：优化可扩展网络交换机
公开(公告)号：US07668970B2
公开(公告)日：2010-02-23
申请号：US11868223
申请日：2007-10-05
申请人： Matthias A. Blumrich , Dong Chen , Paul W. Coteus
发明人： Matthias A. Blumrich , Dong Chen , Paul W. Coteus
IPC分类号： G06F15/173
CPC分类号： H05K7/20836 , F24F11/77 , G06F9/52 , G06F9/526 , G06F15/17381 , G06F17/142 , G09G5/008 , H04L7/0338
摘要： In a massively parallel computing system having a plurality of nodes configured in m multi-dimensions, each node including a computing device, a method for routing packets towards their destination nodes is provided which includes generating at least one of a 2m plurality of compact bit vectors containing information derived from downstream nodes. A multilevel arbitration process in which downstream information stored in the compact vectors, such as link status information and fullness of downstream buffers, is used to determine a preferred direction and virtual channel for packet transmission. Preferred direction ranges are encoded and virtual channels are selected by examining the plurality of compact bit vectors. This dynamic routing method eliminates the necessity of routing tables, thus enhancing scalability of the switch.
摘要翻译：在具有以m多维配置的多个节点的大规模并行计算系统中，每个节点包括计算设备，提供了用于向分组朝向其目的地节点路由分组的方法，其包括生成2m个多个紧凑比特向量中的至少一个包含从下游节点导出的信息。存储在紧凑向量中的下行信息（诸如链路状态信息和下游缓冲器的丰满度）的多级仲裁过程被用于确定分组传输的优选方向和虚拟信道。优选的方向范围被编码，并且通过检查多个紧凑比特向量来选择虚拟信道。这种动态路由方法消除了路由表的必要性，从而增强了交换机的可扩展性。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式