专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明授权

US5444393A Semiconductor integrated circuit for selectively performing a rewiring or a logical operation 失效
标题翻译：用于选择性地执行重新布线或逻辑运算的半导体集成电路
公开(公告)号：US5444393A
公开(公告)日：1995-08-22
申请号：US992762
申请日：1992-12-18
申请人： Takashi Yoshimori , Toshiaki Mori
发明人： Takashi Yoshimori , Toshiaki Mori
IPC分类号： H01L21/82 , H01L21/822 , H01L27/04 , H03K19/177 , H03K19/173
CPC分类号： H03K19/1776 , H03K19/17704 , H03K19/17728 , H03K19/17736
摘要： A device includes an electrically programmable semiconductor integrated circuit or circuits, such as a Field Programmable Gate Array. Each circuit comprises a plurality of fundamental sections connected to a plurality of signal lines, wherein each fundamental section is permitted to carry out both operation in a logical operation mode for performing a logical operation using signals delivered from the signal lines and operation in a wiring formation mode for carrying out setting of connecting states between the respective signal lines, whereby the semiconductor integrated circuit is operable in any operation mode arbitrarily selected. The fundamental section may be of a structure capable of performing a sequential logical operation as the logical operation mode. In this case, at least one of the memories of the memory section corresponds to a latch memory.
摘要翻译：一种器件包括电可编程半导体集成电路或诸如现场可编程门阵列的电路。每个电路包括连接到多个信号线的多个基本部分，其中允许每个基本部分在逻辑运行模式下执行两个操作，以使用从信号线传递的信号和在布线形成中的操作来执行逻辑运算模式，用于执行各个信号线之间的连接状态的设置，由此半导体集成电路可以任意选择的任何操作模式操作。基本部分可以是能够执行顺序逻辑运算作为逻辑运算模式的结构。在这种情况下，存储器部分的至少一个存储器对应于锁存存储器。

32. 发明授权

US5214012A Method for production of silicate interlayer cross-linked smectite 失效
标题翻译：硅酸盐夹层交联蒙脱石生产方法
公开(公告)号：US5214012A
公开(公告)日：1993-05-25
申请号：US828755
申请日：1992-01-31
申请人： Kenzi Suzuki , Masakazu Horio , Hiroyuki Masuda , Toshiaki Mori
发明人： Kenzi Suzuki , Masakazu Horio , Hiroyuki Masuda , Toshiaki Mori
IPC分类号： C01B33/26 , B01J20/12 , B01J21/16 , B01J29/04 , C01B33/38 , C01B33/40 , C01B37/00
CPC分类号： B01J29/049 , B01J20/12 , B01J21/16
摘要： An interlayer cross-linked smectite is produced by a method which includes the steps of preparing a smectite suspension containing a dissolved water-soluble macromolecular compound, adding a cationic hydroxide oligomer to the suspension thereby subjecting the exchangeable cation in the smectite to ion exchange, allowing the resultant smectite suspension to stand at a fixed temperature for a fixed time thereby allowing the cationic hydroxide oligomer of the smectite to age, separating a solid smectite from the resultant suspension, and heating the separated solid smectite. The interlayer interval of the produced smectite can be controlled by adjusting the amount of the cationic hydroxide oligomer.
摘要翻译：通过包括以下步骤制备层间交联蒙脱石的方法，所述方法包括制备含有溶解的水溶性高分子化合物的蒙皂石悬浮液，向悬浮液中加入阳离子氢氧化物低聚物，由此使蒙皂石中的可交换阳离子进行离子交换，从而允许所得蒙脱石悬浮液在固定温度下固定固定时间，从而使蒙脱石的阳离子氢氧化物低聚物老化，从所得悬浮液中分离固体蒙脱石，并加热分离的固体蒙脱石。可以通过调节阳离子氢氧化物低聚物的量来控制产生的蒙皂石的层间距。

33. 发明授权

US08246819B2 Automatic transmission fluid filter 有权
标题翻译：自动变速箱油滤清器
公开(公告)号：US08246819B2
公开(公告)日：2012-08-21
申请号：US13081785
申请日：2011-04-07
申请人： Haruaki Sakata , Yasuhiro Saito , Toshiaki Mori
发明人： Haruaki Sakata , Yasuhiro Saito , Toshiaki Mori
IPC分类号： B01D29/07 , B01D35/30 , B01D35/027
CPC分类号： B01D35/0273 , B01D29/111 , B29C65/06 , B29C65/08 , B29C65/1635 , B29C65/1677 , B29C65/20 , B29C65/48 , B29C66/112 , B29C66/114 , B29C66/30223 , B29C66/5432 , B29C66/7392 , B29C66/8322 , B29K2995/0027 , B29L2031/14
摘要： The automatic transmission fluid filter includes a plastic upper case having an outlet port, a plastic lower case having an inlet port, and a filter element including a filter medium and a plastic holder frame holding the periphery of the filter medium and held between the upper case and lower case, at least one of the upper case and lower case including a pair of joint portions respectively joined to opposite walls a of the holder frame, and a connecting wall connecting the pair of joint portions and having a circular arc longitudinal cross section protruding outward of one case.
摘要翻译：自动变速器油过滤器包括具有出口的塑料上壳体，具有入口的塑料下壳体和包括过滤介质的过滤元件和保持过滤介质的周边的塑料保持架，并保持在上壳体所述上壳体和下壳体中的至少一个包括分别接合到所述保持架框架的相对壁a的一对接合部，以及连接所述一对接合部的连接壁，并且具有突出的圆弧纵向截面一例外

34. 发明授权

US08069560B2 Method of manufacturing multilayer wiring board 有权
标题翻译：多层布线板的制造方法
公开(公告)号：US08069560B2
公开(公告)日：2011-12-06
申请号：US12708280
申请日：2010-02-18
申请人： Toshiaki Mori , Kazunori Nakamura , Satoru Kuramochi , Miyuki Akazawa , Koichi Nakayama
发明人： Toshiaki Mori , Kazunori Nakamura , Satoru Kuramochi , Miyuki Akazawa , Koichi Nakayama
IPC分类号： H01K3/10
CPC分类号： H01L23/49827 , H01L23/49822 , H01L2924/0002 , H01L2924/09701 , H01L2924/3011 , H05K1/0306 , H05K1/0366 , H05K1/162 , H05K3/0041 , H05K3/0044 , H05K3/388 , H05K3/4061 , H05K3/4069 , H05K3/4076 , H05K3/426 , H05K3/4605 , H05K2201/0195 , H05K2201/068 , H05K2201/09563 , H05K2201/09581 , H05K2201/09763 , H05K2201/09827 , H05K2203/025 , H05K2203/1338 , H05K2203/1581 , Y10T29/43 , Y10T29/49117 , Y10T29/49124 , Y10T29/49126 , Y10T29/49153 , Y10T29/49155 , Y10T29/49165 , H01L2924/00
摘要： A manufacturing method of a multilayer wiring board that includes a core board, a wiring layer, and an electrically insulating layer that are stacked on the core board. The manufacturing method forms a plurality of through holes in a core member, a thermal expansion coefficient of the core board being between 2 to 20 ppm, and the core member selected from silicon, ceramics, glass, a glass-epoxy composite, and metal. The through holes are made conductive by a conductive material, to electrically connect between the front and the back of the core board. A wiring layer and an electrically insulating layer are stacked on one surface of the core board to form a multilayer wiring layer. A capacitor is formed on the other surface of the core board.
摘要翻译：一种多层布线板的制造方法，其包括堆叠在芯板上的芯板，布线层和电绝缘层。制造方法在芯部件中形成多个通孔，芯板的热膨胀系数在2〜20ppm之间，并且选自硅，陶瓷，玻璃，玻璃 - 环氧复合材料和金属中的芯构件。通孔由导电材料制成导电，以电连接芯板的正面和背面。布线层和电绝缘层堆叠在芯板的一个表面上以形成多层布线层。电容器形成在芯板的另一个表面上。

35. 发明授权

US07690109B2 Method of manufacturing a multilayer wiring board 有权
标题翻译：多层布线板的制造方法
公开(公告)号：US07690109B2
公开(公告)日：2010-04-06
申请号：US11410984
申请日：2006-04-26
申请人： Toshiaki Mori , Kazunori Nakamura , Satoru Kuramochi , Miyuki Akazawa , Koichi Nakayama
发明人： Toshiaki Mori , Kazunori Nakamura , Satoru Kuramochi , Miyuki Akazawa , Koichi Nakayama
IPC分类号： H01K3/10
CPC分类号： H01L23/49827 , H01L23/49822 , H01L2924/0002 , H01L2924/09701 , H01L2924/3011 , H05K1/0306 , H05K1/0366 , H05K1/162 , H05K3/0041 , H05K3/0044 , H05K3/388 , H05K3/4061 , H05K3/4069 , H05K3/4076 , H05K3/426 , H05K3/4605 , H05K2201/0195 , H05K2201/068 , H05K2201/09563 , H05K2201/09581 , H05K2201/09763 , H05K2201/09827 , H05K2203/025 , H05K2203/1338 , H05K2203/1581 , Y10T29/43 , Y10T29/49117 , Y10T29/49124 , Y10T29/49126 , Y10T29/49153 , Y10T29/49155 , Y10T29/49165 , H01L2924/00
摘要： In a multilayer wiring board comprising a core board, and a wiring layer and an electrically insulating layer that are stacked on one surface of said core board, a thermal expansion coefficient of said core board in XY directions falls within a range of 2 to 20 ppm, a core member for said core board is a core member selected from silicon, ceramics, glass, a glass-epoxy composite, and metal, said core board is provided with a plurality of through holes that are made conductive between the front and the back by a conductive material, and a capacitor is provided on one surface of said core board, wherein said capacitor comprises an upper electrode being the conductive material in said through hole, and a lower electrode disposed so as to confront said upper electrode via a dielectric layer.
摘要翻译：在层叠在所述芯板的一个表面上的芯板，布线层和电绝缘层的多层布线基板中，所述芯板的XY方向的热膨胀系数在2〜20ppm的范围内所述芯板的核心部件是选自硅，陶瓷，玻璃，玻璃 - 环氧复合材料和金属的核心部件，所述芯板设置有多个在正面和背面之间导电的通孔通过导电材料，并且在所述芯板的一个表面上设置电容器，其中所述电容器包括在所述通孔中作为导电材料的上电极和设置成经由电介质层面对所述上电极的下电极。

36. 发明授权

US6124804A Remote controller, remote control interface, and remote control system including a remote controller and a remote control interface 失效
标题翻译：遥控器，遥控接口和遥控系统，包括遥控器和遥控接口
公开(公告)号：US6124804A
公开(公告)日：2000-09-26
申请号：US554516
申请日：1995-11-07
申请人： Mitsuru Kitao , Mitsujiro Matsumoto , Toshihisa Ikeda , Toshihiko Kurosaki , Minoru Nishioka , Toshiaki Mori
发明人： Mitsuru Kitao , Mitsujiro Matsumoto , Toshihisa Ikeda , Toshihiko Kurosaki , Minoru Nishioka , Toshiaki Mori
IPC分类号： G08C19/28 , G08C19/00
CPC分类号： G08C19/28 , G08C2201/20 , G08C2201/71
摘要： A remote control system for controlling an electronic device includes a remote controller and a remote control interface. The remote controller includes a memory for storing a plurality of control data respectively indicating the relationship between a plurality of control signals and functions of the electronic device corresponding to the plurality of control signals; a trigger signal transmitter for transmitting a trigger signal for causing the electronic device to transmit a response signal which is specific to the type of the electronic device; a receiver for receiving the response signal; and a control signal transmitter for selecting control data specific to the type of the electronic device from the plurality of control data based on the response signal, generating one of the control signals, and transmitting the generated control signal. The remote control interface includes a receiver for receiving a signal transmitted from the remote controller; a signal generator for generating the response signal specific to the type of the electronic device; and a transmitter for, when the signal is a control signal, transmitting the control signal to the electronic device, and for, when the signal is a trigger signal demanding the response signal, transmitting the response signal to the remote controller.
摘要翻译：用于控制电子设备的遥控系统包括遥控器和遥控接口。遥控器包括存储多个控制数据的存储器，分别指示多个控制信号与对应于多个控制信号的电子设备的功能之间的关系; 触发信号发送器，用于发送用于使电子设备发送特定于电子设备的类型的响应信号的触发信号; 用于接收响应信号的接收器; 以及控制信号发送器，用于基于所述响应信号从所述多个控制数据中选择特定于所述电子设备的类型的控制数据，生成所述控制信号之一并发送所生成的控制信号。遥控接口包括用于接收从遥控器发送的信号的接收机; 信号发生器，用于产生特定于电子设备类型的响应信号; 以及发送器，当所述信号是控制信号时，将所述控制信号发送到所述电子设备，并且当所述信号是要求所述响应信号的触发信号时，将所述响应信号发送到所述遥控器。

37. 发明授权

US5809516A Allocation method of physical regions of a disc array to a plurality of logically-sequential data, adapted for increased parallel access to data 失效
标题翻译：将盘阵列的物理区域分配给多个逻辑顺序数据，适于增加对数据的并行访问
公开(公告)号：US5809516A
公开(公告)日：1998-09-15
申请号：US578479
申请日：1995-12-26
申请人： Tohiyuki Ukai , Toyohiko Kagimasa , Toshiaki Mori , Masaaki Shimizu
发明人： Tohiyuki Ukai , Toyohiko Kagimasa , Toshiaki Mori , Masaaki Shimizu
IPC分类号： G06F3/06 , G11B20/12 , G06F9/45
CPC分类号： G06F3/061 , G06F3/0631 , G06F3/0689
摘要： Logical blocks are allocated to a plurality of logically sequential blocks of data by referring to disc array configuration information and a list of candidate logical blocks that may be allocated, so that the drives for retaining the logical blocks assigned to the blocks of data and the drives for holding the parities for these logical blocks will be all different. Thus, a total number of drives which operate in parallel for executing sequential writes to the disc array can be increased to a maximum extent.
摘要翻译：通过参考盘阵列配置信息和可被分配的候选逻辑块的列表将逻辑块分配给多个逻辑顺序的数据块，使得用于保留分配给数据块和驱动器的逻辑块的驱动器用于保持这些逻辑块的奇偶校验将全部不同。因此，可以最大程度地增加并行操作以执行对盘阵列的顺序写入的总数。

38. 发明授权

US5740631A Door apparatus and a method for installing the same in a door opening of a building 失效
标题翻译：门装置及其在建筑物的门开口中的安装方法
公开(公告)号：US5740631A
公开(公告)日：1998-04-21
申请号：US709484
申请日：1996-09-06
申请人： Toshiaki Mori
发明人： Toshiaki Mori
IPC分类号： E06B1/04 , E06B1/56 , E06B7/00 , E06B1/00
CPC分类号： E06B1/56 , E06B7/00
摘要： A frame-and-door unit includes a frame structure and a door. A first vertical frame of the frame structure is supported on one side portion of the door by hinges. When the door is closed, a second vertical frame of the frame structure is supported on the other side portion of the door by a latch bolt and a strike. The unit is bound tight with a band that extends across the door. Each of the vertical frames is formed having a band groove along which the band is passed. The unit, kept bound tight with the band, is fitted into a door opening of a building. The band is cut after the vertical frames are fixed to the edge of the door opening. The cut band is then removed from between the edge of door opening and the vertical frames.
摘要翻译：框架和门单元包括框架结构和门。框架结构的第一垂直框架通过铰链支撑在门的一侧部分上。当门关闭时，框架结构的第二垂直框架通过闩锁螺栓和罢工被支撑在门的另一侧部分上。该单元与一个延伸穿过门的带束紧。每个垂直框架形成为具有带通过该带槽的带槽。该单位与乐队保持紧密的关系，被安装在建筑物的门口。在垂直框架固定到门开口的边缘之后，将带剪切。然后从门开口的边缘和垂直框架之间移除切割带。

39. 发明授权

US5715452A Process of transferring file, process of gaining access to data and process of writing data 失效
标题翻译：传输文件的过程，获取数据的过程和写入数据的过程
公开(公告)号：US5715452A
公开(公告)日：1998-02-03
申请号：US357192
申请日：1994-12-13
申请人： Toshiaki Mori , Toyohiko Kagimasa , Kikuo Takahashi , Toshiyuki Ukai
发明人： Toshiaki Mori , Toyohiko Kagimasa , Kikuo Takahashi , Toshiyuki Ukai
IPC分类号： G06F12/00 , G06F3/06 , G06F13/00 , G11B20/10 , G06F17/30
CPC分类号： G06F3/0613 , G06F3/0655 , G06F3/0674 , G11B20/10 , Y10S707/99931 , Y10S707/99952 , Y10S707/99953
摘要： To transfer a file comprising block data at high speed between sequential access type auxiliary memories, a file transmission program inquires of an operating system about the physical storage positions of the block data, determines a reading order to reduce the read access time on the basis of the results of inquiry, and issues read requests sequentially to the operating system according to the reading order. The file transmission program requests the operating system to transmit the read block data. The block data together with respective logical identification data, for example, logical block numbers, are transmitted to a receiving end which may be another computing system. The operating system at the receiving end is requested to secure the number of physical data blocks required to store the block data. The write order of the block data to the physical data blocks is then determined to reduce the access time and the block data are respectively stored in the secured physical data blocks according to the write order. Sequentially, a pair of the logical identifiers of each block data actually written to the data area and physical identification data of the data blocks are stored in the data area.
摘要翻译：为了在顺序访问型辅助存储器之间高速地传送包括块数据的文件，文件传输程序向操作系统询问块数据的物理存储位置，确定读取顺序以减少读取访问时间查询结果，并根据阅读顺序将读取请求顺序发送到操作系统。文件传输程序请求操作系统发送读块数据。将块数据连同相应的逻辑识别数据（例如，逻辑块号）一起发送到可以是另一个计算系统的接收端。请求接收端的操作系统确保存储块数据所需的物理数据块的数量。然后确定块数据到物理数据块的写入顺序以减少访问时间，并且根据写入顺序将块数据分别存储在安全物理数据块中。顺序地，实际写入数据区的每个块数据的一对逻辑标识符和数据块的物理标识数据被存储在数据区中。

40. 发明授权

US5293599A Process for partially swapping real storage areas used by a program between a real storage and an auxiliary storage 失效
标题翻译：用于部分交换实际存储区域和辅助存储器之间的程序使用的实际存储区域的过程
公开(公告)号：US5293599A
公开(公告)日：1994-03-08
申请号：US416992
申请日：1989-10-04
申请人： Toyohiko Kagimasa , Kikuo Takahashi , Toshiaki Mori
发明人： Toyohiko Kagimasa , Kikuo Takahashi , Toshiaki Mori
IPC分类号： G06F9/46 , G06F12/02 , G06F12/08 , G06F12/12 , G06F12/00 , G06F13/00
CPC分类号： G06F12/08 , G06F12/121
摘要： A process for partially swapping real storage areas used by a program is utilized in a computer system which executes programs by multiprogramming under control of a virtual storage type operating system. A first portion of a real storage area, allocated to a program to be swapped out, remains allocated to that program while the contents of a second portion of the real storage area are saved in an auxiliary storage so that the second portion is deallocated from that program. The saved contents of the second portion stored in the auxiliary storage are loaded in the real storage when the program is to be swapped in.
摘要翻译：在由虚拟存储型操作系统的控制下通过多重编程执行程序的计算机系统中使用用于部分交换程序使用的实际存储区域的过程。分配给待交换的程序的实际存储区域的第一部分保持分配给该程序，而实际存储区域的第二部分的内容被保存在辅助存储器中，使得第二部分从该存储区域中释放出来程序。存储在辅助存储器中的第二部分的保存内容在要交换的程序中时被加载到真实存储器中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式