专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20110173632A1 Hardware Wake-and-Go Mechanism with Look-Ahead Polling 有权
标题翻译：硬件唤醒机制与前瞻性轮询
公开(公告)号：US20110173632A1
公开(公告)日：2011-07-14
申请号：US12024703
申请日：2008-02-01
申请人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
发明人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
IPC分类号： G06F9/46
CPC分类号： G06F9/52 , G06F9/542
摘要： A hardware wake-and-go mechanism is provided for a data processing system. The wake-and-go mechanism looks ahead in a thread for programming idioms that indicates that the thread is waiting for an event. The wake-and-go mechanism performs a look-ahead polling operation for each of the programming idioms. If each of the look-ahead polling operations fails, then the wake-and-go mechanism updates a wake-and-go array with a target address associated with the event for each recognized programming idiom.
摘要翻译：为数据处理系统提供硬件唤醒机制。唤醒机制在用于编程习惯的线程中前进，表示线程正在等待事件。唤醒机制为每个编程习语执行预先轮询操作。如果每个先行轮询操作失败，则唤醒机制将使用与每个识别的编程习语的事件相关联的目标地址来更新唤醒数组。

32. 发明申请

US20110173631A1 Wake-and-Go Mechanism for a Data Processing System 有权
标题翻译：数据处理系统的唤醒机制
公开(公告)号：US20110173631A1
公开(公告)日：2011-07-14
申请号：US12024466
申请日：2008-02-01
申请人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
发明人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
IPC分类号： G06F9/46
CPC分类号： G06F9/52 , G06F9/542
摘要： A wake-and-go mechanism is provided for a data processing system. When a thread is waiting for an event, rather than performing a series of get-and-compare sequences, the thread updates a wake-and-go array with a target address associated with the event. The thread then goes to sleep until the event occurs. The wake-and-go array may be a content addressable memory (CAM). When a transaction appears on the symmetric multiprocessing (SMP) fabric that modifies the value at a target address in the CAM, the CAM returns a list of storage addresses at which the target address is stored. The operating system or a background sleeper thread associates these storage addresses with the threads waiting for an even at the target addresses, and may wake the one or more threads waiting for the event.
摘要翻译：为数据处理系统提供了一个唤醒机制。当一个线程正在等待一个事件，而不是执行一系列获取和比较序列，线程将更新一个唤醒数组与一个与事件关联的目标地址。线程然后进入休眠状态直到事件发生。唤醒阵列可以是内容可寻址存储器（CAM）。当对称多处理（SMP）结构出现在CAM中的目标地址上修改值时，CAM返回存储目标地址的存储地址列表。操作系统或后台睡眠线程将这些存储地址与等待目标地址的线程相关联，并且可以唤醒等待事件的一个或多个线程。

33. 发明申请

US20110173625A1 Wake-and-Go Mechanism with Prioritization of Threads 有权
标题翻译：线程优先级唤醒机制
公开(公告)号：US20110173625A1
公开(公告)日：2011-07-14
申请号：US12024669
申请日：2008-02-01
申请人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
发明人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
IPC分类号： G06F9/46
CPC分类号： G06F9/4843
摘要： A hardware private array is a thread state storage that is embedded within the processor or within logic associated with a bus or wake-and-go logic. The hardware private array and/or wake-and-go array may have a limited storage area. Therefore, each thread may have an associated priority. If there is insufficient space in the hardware private array, then the wake-and-go mechanism may compare the priority of the thread to the priorities of the threads already stored in the hardware private array and wake-and-go array. If the thread has a higher priority than at least one thread already stored in the hardware private array and wake-and-go array, then the wake-and-go mechanism may remove a lowest priority thread, meaning the thread is removed from hardware private array and wake-and-go array and converted to a flee model.
摘要翻译：硬件私有数组是嵌入在处理器内或与总线或唤醒逻辑相关联的逻辑内的线程状态存储器。硬件私有阵列和/或唤醒阵列可能具有有限的存储区域。因此，每个线程可以具有相关联的优先级。如果硬件私有阵列空间不足，则唤醒机制可将线程的优先级与已存储在硬件专用阵列和唤醒数组中的线程的优先级进行比较。如果线程的优先级高于已经存储在硬件专用阵列和唤醒数组中的至少一个线程，则唤醒机制可能会删除最低优先级的线程，这意味着该线程从硬件私有阵列和唤醒阵列并转换为逃离模型。

34. 发明申请

US20110173423A1 Look-Ahead Hardware Wake-and-Go Mechanism 有权
标题翻译：前瞻性硬件唤醒机制
公开(公告)号：US20110173423A1
公开(公告)日：2011-07-14
申请号：US12024507
申请日：2008-02-01
申请人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
发明人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
IPC分类号： G06F9/30
CPC分类号： G06F9/3851 , G06F9/542 , G06F2209/543
摘要： A hardware wake-and-go mechanism is provided for a data processing system. The wake-and-go mechanism looks ahead in the instruction stream of a thread for programming idioms that indicates that the thread is waiting for an event. The wake-and-go mechanism updates a wake-and-go array with a target address associated with the event for each recognized programming idiom. When the thread reaches a programming idiom, the thread goes to sleep until the event occurs. The wake-and-go array may be a content addressable memory (CAM). When a transaction appears on the symmetric multiprocessing (SMP) fabric that modifies the value at a target address in the CAM, the CAM returns a list of storage addresses at which the target address is stored. The wake-and-go mechanism associates these storage addresses with the threads waiting for an even at the target addresses, and may wake the one or more threads waiting for the event.
摘要翻译：为数据处理系统提供硬件唤醒机制。唤醒机制在针对线程正在等待事件的编程习语的线程的指令流中向前看。唤醒机制将针对每个识别的编程习语用与事件相关联的目标地址更新一个唤醒数组。当线程达到编程习惯时，线程进入休眠状态，直到事件发生。唤醒阵列可以是内容可寻址存储器（CAM）。当对称多处理（SMP）结构出现在CAM中的目标地址上修改值时，CAM返回存储目标地址的存储地址列表。唤醒机制将这些存储地址与等待目标地址的线程相关联，并且可以唤醒等待事件的一个或多个线程。

35. 发明申请

US20090199030A1 Hardware Wake-and-Go Mechanism for a Data Processing System 有权
标题翻译：数据处理系统的硬件唤醒机制
公开(公告)号：US20090199030A1
公开(公告)日：2009-08-06
申请号：US12024595
申请日：2008-02-01
申请人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
发明人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
IPC分类号： G06F12/00
CPC分类号： G06F9/542 , G06F9/485 , G06F2209/544
摘要： A hardware wake-and-go mechanism is provided for a data processing system. The wake-and-go mechanism recognizes a programming idiom that indicates that a thread is waiting for an event. The wake-and-go mechanism updates a wake-and-go array with a target address associated with the event. The thread then goes to sleep until the event occurs. The wake-and-go array may be a content addressable memory (CAM). When a transaction appears on the symmetric multiprocessing (SMP) fabric that modifies the value at a target address in the CAM, the CAM returns a list of storage addresses at which the target address is stored. The wake-and-go mechanism associates these storage addresses with the threads waiting for an even at the target addresses, and may wake the one or more threads waiting for the event.
摘要翻译：为数据处理系统提供硬件唤醒机制。唤醒机制识别一个编程成语，表示线程正在等待事件。唤醒机制使用与事件相关联的目标地址来更新唤醒数组。线程然后进入休眠状态直到事件发生。唤醒阵列可以是内容可寻址存储器（CAM）。当对称多处理（SMP）结构出现在CAM中的目标地址上修改值的事务时，CAM返回存储目标地址的存储地址列表。唤醒机制将这些存储地址与等待目标地址的线程相关联，并且可以唤醒等待事件的一个或多个线程。

36. 发明授权

US09317453B2 Client partition scheduling and prioritization of service partition work 有权
标题翻译：客户端分区调度和服务分区工作的优先级
公开(公告)号：US09317453B2
公开(公告)日：2016-04-19
申请号：US13349071
申请日：2012-01-12
申请人： William J. Armstrong , Orran Y. Krieger , Michal Ostrowski , Randal C. Swanberg
发明人： William J. Armstrong , Orran Y. Krieger , Michal Ostrowski , Randal C. Swanberg
IPC分类号： G06F9/455 , G06F12/14
CPC分类号： G06F12/1475 , G06F9/45558 , G06F12/1491 , G06F2009/45579 , G06F2212/1056
摘要： A method in a data processing system is provided for processing a service request of a client partition. The method includes: obtaining by a service partition of the data processing system the service request from the client partition, wherein both the client and service partitions execute above a hypervisor of the data processing system; and processing the service request by the service partition utilizing a processor quantum assigned to the client partition and donated by the client partition to the service partition. The client partition controls scheduling of the service partition by queuing the service request at the client partition until the client partition decides to proceed with execution of the service request by the service partition. In one implementation, the service partition is a partition adjunct of the data processing system, which utilizes donated virtual address space of the client partition.
摘要翻译：提供数据处理系统中的方法来处理客户端分区的服务请求。该方法包括：通过数据处理系统的服务分区获取来自客户端分区的服务请求，其中客户端和服务分区都在数据处理系统的管理程序之上执行; 以及使用分配给所述客户端分区并由所述客户端分区捐赠给所述服务分区的处理器量化由所述服务分区处理所述服务请求。客户机分区通过在客户端分区排队服务请求来控制服务分区的调度，直到客户端分区决定继续执行服务分区的服务请求。在一个实现中，服务分区是数据处理系统的分区附件，其利用客户端分区的捐赠的虚拟地址空间。

37. 发明授权

US08732683B2 Compiler providing idiom to idiom accelerator 有权
标题翻译：编译器提供成语习惯加速器
公开(公告)号：US08732683B2
公开(公告)日：2014-05-20
申请号：US12024347
申请日：2008-02-01
申请人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
发明人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
IPC分类号： G06F9/45
CPC分类号： G06F8/4441
摘要： A wake-and-go mechanism may be a programming idiom accelerator. As a processor fetches instructions, the programming idiom accelerator may look ahead to determine whether a programming idiom is coming up in the instruction stream. If the programming idiom accelerator recognizes a programming idiom, the programming idiom accelerator may perform an action to accelerate execution of the programming idiom. A compiler may recognize programming idioms and expose the programming idioms to the programming idiom accelerator within the resulting machine language instructions.
摘要翻译：唤醒机制可能是编程习惯加速器。当处理器获取指令时，编程习惯加速器可以向前看，以确定编程习语是否在指令流中出现。如果编程习惯加速器识别编程习惯，则编程习惯加速器可以执行加速编程习语的执行的动作。编译器可以识别编程习语，并将编程习语暴露给所得到的机器语言指令中的编程习惯加速器。

38. 发明授权

US08640142B2 Wake-and-go mechanism with dynamic allocation in hardware private array 有权
标题翻译：在硬件私有阵列中动态分配的唤醒机制
公开(公告)号：US08640142B2
公开(公告)日：2014-01-28
申请号：US12144011
申请日：2008-06-23
申请人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
发明人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
IPC分类号： G06F9/46
CPC分类号： G06F9/52 , G06F2209/521
摘要： A wake-and-go mechanism is provided for a data processing system. When a thread first starts executing, a wake-and-go mechanism automatically allocates space for thread state in a hardware private array and space for a target address and other information, if any, in a wake-and-go array. If the hardware private array comprises a reserved portion of system memory, then the wake-and-go mechanism may request a sufficient portion of memory to store thread state for the thread. When a thread is waiting for an event, rather than performing a series of get-and-compare sequences, the thread updates a wake-and-go array with a target address associated with the event. The thread then goes to sleep until the event occurs. When a thread ends execution and is no longer in the run queue of the processor, the wake-and-go mechanism de-allocates the space for the thread state information for that thread.
摘要翻译：为数据处理系统提供了一个唤醒机制。当线程首次开始执行时，唤醒机制会自动为硬件专用阵列中的线程状态分配空间，并为唤醒进程阵列中的目标地址和其他信息（如果有）分配空间。如果硬件私有阵列包括系统存储器的保留部分，则唤醒机制可以请求足够的部分存储器来存储线程的线程状态。当一个线程正在等待一个事件，而不是执行一系列获取和比较序列，线程将更新一个唤醒数组与一个与事件关联的目标地址。线程然后进入休眠状态直到事件发生。当线程结束执行并且不再处于处理器的运行队列中时，唤醒机制会为该线程的线程状态信息解除分配空间。

39. 发明授权

US08640141B2 Wake-and-go mechanism with hardware private array 有权
标题翻译：具有硬件私有阵列的唤醒机制
公开(公告)号：US08640141B2
公开(公告)日：2014-01-28
申请号：US12024705
申请日：2008-02-01
申请人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
发明人： Ravi K. Arimilli , Satya P. Sharma , Randal C. Swanberg
IPC分类号： G06F9/46
CPC分类号： G06F9/52 , G06F2209/521
摘要： A wake-and-go mechanism is provided for a data processing system. When a thread is waiting for an event, rather than performing a series of get-and-compare sequences, the thread updates a wake-and-go array with a target address associated with the event. The wake-and-go mechanism may save the state of the thread in a hardware private array. The hardware private array may comprise a plurality of memory cells embodied within the processor or pervasive logic associated with the bus, for example. Alternatively, the hardware private array may be embodied within logic associated with the wake-and-go storage array.
摘要翻译：为数据处理系统提供了一个唤醒机制。当一个线程正在等待一个事件，而不是执行一系列获取和比较序列，线程将更新一个唤醒数组与一个与事件关联的目标地址。唤醒机制可以将线程的状态保存在硬件专用阵列中。例如，硬件私有阵列可以包括体现在处理器内的多个存储器单元或与总线相关联的普遍逻辑。或者，硬件私有阵列可以体现在与唤醒存储阵列相关联的逻辑内。

40. 发明申请

US20130198484A1 SCALING ENERGY USE IN A VIRTUALIZED ENVIRONMENT 有权
标题翻译：扩大能源在虚拟化环境中的使用
公开(公告)号：US20130198484A1
公开(公告)日：2013-08-01
申请号：US13358636
申请日：2012-01-26
申请人： Richard L. Arndt , Randal C. Swanberg
发明人： Richard L. Arndt , Randal C. Swanberg
IPC分类号： G06F12/02
CPC分类号： G06F9/5077 , G06F1/3203 , G06F1/3287 , G06F3/0625 , G06F3/0634 , G06F3/0653 , G06F3/0665 , G06F3/067 , G06F9/5094 , Y02D10/154 , Y02D10/171 , Y02D10/22 , Y02D10/36 , Y02D50/20
摘要： A method, system, and computer usable program product for scaling energy use in a virtualized data processing environment are provided in the illustrative embodiments. A set of PIOAs is configured such that each PIOAs in the set of PIOAs is a functional equivalent of another PIOAs in the set of PIOAs. A utilization of each PIOA in the set of PIOAs is measured. A number of PIOAs needed to service a workload is determined. A first subset of PIOAs from the set of PIOAs is powered down if the number of PIOAs needed to service the workload is smaller than a number of operational PIOAs. The I/O operations associated with the first subset of PIOAs are transferred to a second subset of PIOAs remaining operational in the set of PIOAs.
摘要翻译：在说明性实施例中提供了用于在虚拟化数据处理环境中缩放能量使用的方法，系统和计算机可用程序产品。一组PIO被配置为使得该组PIO中的每个PIO是与该组PIO中的另一个PIO的功能等价物。测量该组PIO中每个PIOA的利用率。确定了服务工作负载所需的一些PIO。如果需要维护工作负载的PIO数量小于多个可操作PIO，PIO的PIOA的第一个子集将被关闭。与PIO的第一子集相关联的I / O操作被传送到在该组PIO中保持操作的PIO的第二子集。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式