会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 31. 发明授权
    • Semiconductor device
    • 半导体器件
    • US08237282B2
    • 2012-08-07
    • US13030861
    • 2011-02-18
    • Takashi OkudaYasuo MorimotoYuko MaruyamaToshio Kumamoto
    • Takashi OkudaYasuo MorimotoYuko MaruyamaToshio Kumamoto
    • H01L23/522
    • H01L23/5223H01L23/5225H01L2924/0002H01L2924/3011H01L2924/00
    • A semiconductor device includes a semiconductor substrate including a main surface; a plurality of first interconnections formed in a capacitance forming region defined on the main surface and extending in a predetermined direction; a plurality of second interconnections each adjacent to the first interconnection located at an edge of the capacitance forming region, extending in the predetermined direction, and having a fixed potential; and an insulating layer formed on the main surface and filling in between each of the first interconnections and between the first interconnection and the second interconnection adjacent to each other. The first interconnections and the second interconnections are located at substantially equal intervals in a plane parallel to the main surface, and located to align in a direction substantially perpendicular to the predetermined direction.
    • 半导体器件包括:包括主表面的半导体衬底; 多个第一互连形成在形成在主表面上并沿预定方向延伸的电容形成区域中; 多个第二互连,每个相邻于位于电容形成区域的边缘处的第一互连,沿预定方向延伸并具有固定电位; 以及绝缘层,形成在主表面上,并且填充在每个第一互连之间以及第一互连和第二互连之间相邻。 第一互连和第二互连在平行于主表面的平面中以基本相等的间隔定位,并且被定位成在基本上垂直于预定方向的方向上对齐。
    • 33. 发明申请
    • SEMICONDUCTOR DEVICE
    • 半导体器件
    • US20090250788A1
    • 2009-10-08
    • US12485528
    • 2009-06-16
    • Takashi OKUDAYasuo MorimotoYuko MaruyamaToshio Kumamoto
    • Takashi OKUDAYasuo MorimotoYuko MaruyamaToshio Kumamoto
    • H01L29/00
    • H01L23/5223H01L23/5225H01L2924/0002H01L2924/3011H01L2924/00
    • A semiconductor device includes a semiconductor substrate including a main surface; a plurality of first interconnections formed in a capacitance forming region defined on the main surface and extending in a predetermined direction, a plurality of second interconnections each adjacent to the first interconnection located at an edge of the capacitance forming region, extending in the predetermined direction, and having a fixed potential; and an insulating layer formed on the main surface and filling in between each of the first interconnections and between the first interconnection and the second interconnection adjacent to each other. The first interconnections and the second interconnections are located at substantially equal intervals in a plane parallel to the main surface, and located to align in a direction substantially perpendicular to the predetermined direction.
    • 半导体器件包括:包括主表面的半导体衬底; 形成在主表面上并沿预定方向延伸的电容形成区域中的多个第一互连,多个第二互连,每个第二互连相邻于位于电容形成区域边缘的第一互连件,沿预定方向延伸; 并具有固定的潜力; 以及绝缘层,形成在主表面上,并且填充在每个第一互连之间以及第一互连和第二互连之间相邻。 第一互连和第二互连在平行于主表面的平面中以基本相等的间隔定位,并且被定位成在基本上垂直于预定方向的方向上对齐。
    • 34. 发明授权
    • Semiconductor device
    • 半导体器件
    • US07446390B2
    • 2008-11-04
    • US11845348
    • 2007-08-27
    • Takashi OkudaYasuo MorimotoYuko MaruyamaToshio Kumamoto
    • Takashi OkudaYasuo MorimotoYuko MaruyamaToshio Kumamoto
    • H01L29/00
    • H01L23/5223H01L23/5225H01L2924/0002H01L2924/3011H01L2924/00
    • A semiconductor device includes a semiconductor substrate including a main surface; a plurality of first interconnections formed in a capacitance forming region defined on the main surface and extending in a predetermined direction; a plurality of second interconnections each adjacent to the first interconnection located at an edge of the capacitance forming region, extending in the predetermined direction, and having a fixed potential; and an insulating layer formed on the main surface and filling in between each of the first interconnections and between the first interconnection and the second interconnection adjacent to each other. The first interconnections and the second interconnections are located at substantially equal intervals in a plane parallel to the main surface, and located to align in a direction substantially perpendicular to the predetermined direction.
    • 半导体器件包括:包括主表面的半导体衬底; 多个第一互连形成在形成在主表面上并沿预定方向延伸的电容形成区域中; 多个第二互连,每个相邻于位于电容形成区域的边缘处的第一互连,沿预定方向延伸并具有固定电位; 以及绝缘层,形成在主表面上,并且填充在每个第一互连之间以及第一互连和第二互连之间相邻。 第一互连和第二互连在平行于主表面的平面中以基本相等的间隔定位,并且被定位成在基本上垂直于预定方向的方向上对齐。
    • 35. 发明申请
    • SEMICONDUCTOR DEVICE
    • 半导体器件
    • US20080001255A1
    • 2008-01-03
    • US11845348
    • 2007-08-27
    • Takashi OKUDAYasuo MorimotoYuko MaruyamaToshio Kumamoto
    • Takashi OKUDAYasuo MorimotoYuko MaruyamaToshio Kumamoto
    • H01L29/00
    • H01L23/5223H01L23/5225H01L2924/0002H01L2924/3011H01L2924/00
    • A semiconductor device includes a semiconductor substrate including a main surface; a plurality of first interconnections formed in a capacitance forming region defined on the main surface and extending in a predetermined direction; a plurality of second interconnections each adjacent to the first interconnection located at an edge of the capacitance forming region, extending in the predetermined direction, and having a fixed potential; and an insulating layer formed on the main surface and filling in between each of the first interconnections and between the first interconnection and the second interconnection adjacent to each other. The first interconnections and the second interconnections are located at substantially equal intervals in a plane parallel to the main surface, and located to align in a direction substantially perpendicular to the predetermined direction.
    • 半导体器件包括:包括主表面的半导体衬底; 多个第一互连形成在形成在主表面上并沿预定方向延伸的电容形成区域中; 多个第二互连,每个相邻于位于电容形成区域的边缘处的第一互连,沿预定方向延伸并具有固定电位; 以及绝缘层,形成在主表面上,并且填充在每个第一互连之间以及第一互连和第二互连之间相邻。 第一互连和第二互连在平行于主表面的平面中以基本相等的间隔定位,并且被定位成在基本上垂直于预定方向的方向上对齐。
    • 37. 发明授权
    • Device for evaluating characteristic of insulated gate transistor
    • 绝缘栅晶体管特性评估装置
    • US06407573B1
    • 2002-06-18
    • US09238887
    • 1999-01-28
    • Kenji YamaguchiHiroyuki AmishiroYuko Maruyama
    • Kenji YamaguchiHiroyuki AmishiroYuko Maruyama
    • G01R3126
    • G01R31/2621H01L2924/0002H01L2924/00
    • A transistor having a longer channel length and serving as a reference, and a transistor having a shorter channel length and to be subjected to effective channel length extraction are prepared (step ST1.1). A hypothetical point at which a change in a total drain-to-source resistance is estimated to be approximately zero when a gate overdrive is slightly changed is extracted in a mask channel length versus total drain-to-source resistance plane. The values of a function (F) are calculated which are defined by the difference between the rate of change in the total drain-to-source resistance and the product of a channel resistance per unit length and the rate of change in a mask channel length at the hypothetical points (step ST1.6). A true threshold voltage of the transistor having the shorter channel length is determined by a shift amount (&dgr;) which minimizes the standard deviation of the function (F) determined in the step ST1.7 (step ST1.10). A resistance-based method thus extracts an effective channel length and a series resistance with increased accuracy.
    • 制备具有较长沟道长度并用作基准的晶体管,以及具有较短沟道长度并经受有效沟道长度提取的晶体管(步骤ST1.1)。 当栅极过驱动略微改变时,估计总漏极 - 源极电阻的变化大致为零的假想点,掩模沟道长度对总漏极 - 源极电阻平面提取。 计算函数(F)的值,其由总漏极 - 源极电阻的变化率与每单位长度的沟道电阻的乘积与掩模沟道长度的变化率之间的差定义 在假想点(步骤ST1.6)。 具有较短信道长度的晶体管的真实阈值电压由步骤ST1.7中确定的函数(F)的标准偏差最小化的移位量(delta)确定(步骤ST1.10)。 因此,基于电阻的方法提高了精确度的有效通道长度和串联电阻。