会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 34. 发明授权
    • Method of producing a stencil mask
    • 生产模板掩模的方法
    • US5401932A
    • 1995-03-28
    • US13100
    • 1993-02-03
    • Kazuhiko HashimotoMasayuki EndoMasaru Sasago
    • Kazuhiko HashimotoMasayuki EndoMasaru Sasago
    • B23H9/00B23H9/14G03F1/20B23H1/00G03F1/16
    • G03F1/20B23H9/00B23H9/14
    • The reverse side of a substrate made of stainless steel is subjected to electro-discharge machining using a thick electrode having a diameter of about 10 .mu.m, thus selectively etching other part than the edge of the reverse side of the substrate. This electro-discharge machining causes the other part than the edge of the substrate to be thinned to a thickness of about 10 .mu.m. The surface of the substrate thus thinned is subjected to electro-discharge machining using a slender electrode having a diameter of about 3 .mu.m, thus forming a pattern having a predetermined configuration in the surface of the substrate. Further, the surface of the substrate is etched with the use of the slender electrode, so that the pattern of the silicon substrate is pierced, thus forming a pattern having vertical through-holes. Thus, by using, as a mask material, a substrate solely made of stainless steel as it is, there can be produced a stencil mask which is excellent in mechanical strength and thermal stability and which is not thermally distorted.
    • 使用直径约10μm的厚电极对由不锈钢制成的基板的背面进行放电加工,从而选择性地蚀刻比衬底背面的其它部分的其它部分。 这种放电加工使得除了衬底的边缘之外的其它部分被减薄到约10μm的厚度。 使用直径约3μm的细长电极对如此减薄的基板的表面进行放电加工,从而在基板的表面形成具有预定构造的图案。 此外,利用细长的电极蚀刻衬底的表面,使得硅衬底的图案被刺穿,从而形成具有垂直通孔的图案。 因此,通过使用仅由不锈钢制成的基材作为掩模材料,可以制造机械强度和热稳定性优异且不发生热变形的模板掩模。
    • 35. 发明授权
    • Fine pattern forming method
    • 精细图案形成方法
    • US5316891A
    • 1994-05-31
    • US871199
    • 1992-04-20
    • Kazuhiko HashimotoMasayuki Endo
    • Kazuhiko HashimotoMasayuki Endo
    • H01L21/027G03F7/075G03C5/00
    • G03F7/0757Y10S430/126
    • A high molecular organic film as the bottom layer is coated on a semiconductor silicone substrate in a thickness of 2 .mu.m and a solution of 2,4,6-tris(trichloromethyl)-1,3,5-triazine as a crosslinking agent and poly(p-hydroxyphenylsilsesquioxane) in ethyl cellosolve acetate is coated thereon in a thickness of 0.3 .mu.m as the top layer electron beam resist. After exposure to electron beams, the resulting wafer is developed with an aqueous organic alkaline solution to give an accurate and fine negative resist pattern. Etching of the bottom layer using this resist pattern as a mask can readily form a fine resist pattern accurately in a high aspect ratio.
    • 将作为底层的高分子有机膜涂覆在厚度为2μm的半导体硅酮基底上,并将2,4,6-三(三氯甲基)-1,3,5-三嗪的溶液作为交联剂和 在乙基溶纤剂乙酸酯中的聚(对羟基苯基倍半硅氧烷)以0.3μm的厚度涂覆在其上作为顶层电子束抗蚀剂。 在暴露于电子束之后,用有机碱性水溶液显影所得的晶片,得到精确和精细的负抗蚀剂图案。 使用该抗蚀剂图案作为掩模的底层的蚀刻可以以高纵横比容易地精确地形成精细的抗蚀剂图案。