专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20070020939A1 Controlled geometry hardmask including subresolution elements 审中-公开
标题翻译：受控几何硬掩模，包括分解元素
公开(公告)号：US20070020939A1
公开(公告)日：2007-01-25
申请号：US11523331
申请日：2006-09-19
申请人： Richard Lane , Fred Fishburn
发明人： Richard Lane , Fred Fishburn
IPC分类号： B32B19/00 , H01L21/461
CPC分类号： H01L21/0337 , H01L21/0338 , H01L21/3086 , H01L21/3088
摘要： Methods for forming accurate, symmetric cross-section spacers of hardmask material on a substrate such as a silicon wafer or quartz substrate, for formation of precise subresolution features useful for forming integrated circuits. The resulting symmetrical hardmask spacers with their symmetric upper portions may be used to accurately etch well-defined, high aspect ratio features in the underlying substrate. Some disclosed methods also enable simultaneous formation of hardmask structures of various dimensions, of both conventional and subresolution size, to enable etching structural features of different sizes in the underlying substrate.
摘要翻译：在诸如硅晶片或石英衬底之类的衬底上形成硬掩模材料的准确的对称横截面间隔物的方法，用于形成用于形成集成电路的精确的子分辨特征。所得到的对称硬掩模间隔物与其对称的上部可用于精确地蚀刻底层基底中的良好限定的高纵横比特征。一些公开的方法还能够同时形成具有常规和亚分辨率尺寸的各种尺寸的硬掩模结构，以使得能够蚀刻下面的衬底中的不同尺寸的结构特征。

32. 发明申请

US20060251889A1 Pressure sensitive adhesive (PSA) laminates 审中-公开
标题翻译：压敏粘合剂（PSA）层压板
公开(公告)号：US20060251889A1
公开(公告)日：2006-11-09
申请号：US11178849
申请日：2005-07-11
申请人： Richard Lane , Derek Bamborough , Roelof Luth , Daniel Klosiewicz
发明人： Richard Lane , Derek Bamborough , Roelof Luth , Daniel Klosiewicz
IPC分类号： B32B7/12
CPC分类号： C09J7/22 , C09J7/38 , C09J2409/00 , C09J2411/00 , C09J2423/00 , C09J2433/00 , C09J2453/00 , C09J2483/00 , Y10T428/28 , Y10T428/2848
摘要： A PSA laminate is provided comprising: a) at least one outer filmic layer (A) comprising at least one filmic polymer; b) at least one adhesive base layer (B) comprising at least one adhesive base polymer; and c) at least one tackifier layer (C) comprising at least one tackifier; wherein the pressure sensitive adhesive laminate is obtainable by co-extruding the outer filmic layer (A) with the adhesive base layer (B) to produce a non-adhesive laminate and applying the tackifier layer (C) to the non-adhesive laminate to produce the PSA laminate.
摘要翻译：提供了一种PSA层压体，其包括：a）至少一个包含至少一种膜状聚合物的外膜层（A） b）至少一个包含至少一种粘合剂基础聚合物的粘合剂基层（B）; 和c）至少一种包含至少一种增粘剂的增粘剂层（C）其中所述压敏粘合剂层压体可通过将所述外部薄膜层（A）与所述粘合剂基底层（B）共挤出而获得，以产生非粘合层压材料并将所述增粘剂层（C）施加到所述非粘合层压板以产生 PSA层压板。

33. 发明申请

US20050157693A1 Multi-channel communication system and method based on class of service requirements 有权
标题翻译：基于业务需求的多渠道通信系统及方法
公开(公告)号：US20050157693A1
公开(公告)日：2005-07-21
申请号：US11064563
申请日：2005-02-23
申请人： Ricardo Lopez , Richard Lane
发明人： Ricardo Lopez , Richard Lane
IPC分类号： H04B7/185 , H04L12/28 , H04L12/56 , H04L29/06 , H04W28/24 , H04B7/216
CPC分类号： H04W28/24 , H04B7/18595 , H04L12/5692 , H04L29/06 , H04L69/14
摘要： A communication transaction or use case is broken down into constituent parts having different class of service (COS) requirements. The parts are matched to different links or channels having respective COS characteristics and communicated over the links or channels, and then aggregated at the receiver.
摘要翻译：通信交易或用例分为具有不同等级服务（COS）要求的组成部分。这些部分与具有相应COS特性的不同链路或信道匹配，并通过链路或信道进行通信，然后在接收机处聚合。

34. 发明申请

US20050139480A1 Methods of electrochemically treating semiconductor substrates 有权
公开(公告)号：US20050139480A1
公开(公告)日：2005-06-30
申请号：US11053778
申请日：2005-02-08
申请人： Dale Collins , Richard Lane , Rita Klein
发明人： Dale Collins , Richard Lane , Rita Klein
IPC分类号： C25D7/12 , H01L21/02 , H01L21/288 , H01L21/8242 , H01L27/108 , C25D5/02 , C25D3/38
CPC分类号： H01L27/10852 , H01L21/2885 , H01L27/10808 , H01L27/10817 , H01L28/60 , H01L28/90 , Y10S257/906
摘要： The invention includes methods of electrochemically treating semiconductor substrates. The invention includes a method of electroplating a substance. A substrate having defined first and second regions is provided. The first and second regions can be defined by a single mask, and accordingly can be considered to be self-aligned relative to one another. A first electrically conductive material is formed over the first region, and a second electrically conductive material is formed over the second region. The first and second electrically conductive materials are exposed to an electrolytic solution while providing electrical current to the first and second electrically conductive materials. A desired substance is selectively electroplated onto the first electrically conductive material during the exposing of the first and second electrically conductive materials to the electrolytic solution. The invention also includes methods of forming capacitor constructions.

35. 发明授权

US06414364B1 Isolation structure and process therefor 有权
公开(公告)号：US06414364B1
公开(公告)日：2002-07-02
申请号：US09911580
申请日：2001-07-24
申请人： Richard Lane , Randhir Thakur
发明人： Richard Lane , Randhir Thakur
IPC分类号： H01L2976
摘要： A novel shallow-trench isolation (STI) structure and process for forming it is described. More particularly, a recess is formed in a semiconductor substrate. An oxide layer is formed in the recess using thermal oxidation or high-pressure oxidation. If the oxide layer is formed by high-pressure oxidation, then a nitrogen containing gas may be flowed into a high-pressure oxidation chamber to add nitrogen to the oxide layer. The recess may then be filled with a dielectric layer by a deposition process. Alternately, the dielectric layer may be formed using high-pressure oxidation.

36. 发明授权

US4144303A Method and apparatus for molding a composite plastic article 失效
标题翻译：用于模制复合塑料制品的方法和装置
公开(公告)号：US4144303A
公开(公告)日：1979-03-13
申请号：US828680
申请日：1977-08-29
申请人： Jack E. Glatt , Jacob J. Detzel , Richard Lane
发明人： Jack E. Glatt , Jacob J. Detzel , Richard Lane
IPC分类号： B29C45/14 , B29D3/00 , B29F1/00
CPC分类号： B29C45/14024
摘要： A method and apparatus for molding a composite plastic article having a piece of plastic film fused to the outer surface of the plastic article at a location away from the main parting line of the mold in which the plastic article is formed.
摘要翻译：一种用于模制复合塑料制品的方法和装置，所述复合塑料制品具有在塑料制品的远离模具的主分型线的位置处熔融到塑料制品的外表面的一片塑料薄膜。

37. 发明授权

US08566220B2 Block placing tool for building a user-defined algorithm for electronic trading 有权
标题翻译：用于构建电子交易用户定义算法的块放置工具
公开(公告)号：US08566220B2
公开(公告)日：2013-10-22
申请号：US13014547
申请日：2011-01-26
申请人： Daniel Lidor , Richard Lane
发明人： Daniel Lidor , Richard Lane
IPC分类号： G06Q40/00
CPC分类号： G06Q40/04
摘要： Certain embodiments provide a block placing tool for building a user-defined algorithm for electronic trading. Certain embodiments provide for receiving by a block placing tool a selection of one or more blocks. Certain embodiments provide for receiving by a block placing tool a mapping definition including a mapping between block types and/or attributes. Certain embodiments provide for placing blocks based on a selection of blocks and a mapping definition.
摘要翻译：某些实施例提供用于构建用于电子交易的用户定义算法的块放置工具。某些实施例提供了通过块放置工具接收一个或多个块的选择。某些实施例提供了通过块放置工具接收包括块类型和/或属性之间的映射的映射定义。某些实施例提供了基于块的选择和映射定义来放置块。

38. 发明申请

US20110093379A1 Virtualizing for User-Defined Algorithm Electronic Trading 有权
标题翻译：虚拟化用户定义算法电子交易
公开(公告)号：US20110093379A1
公开(公告)日：2011-04-21
申请号：US12905726
申请日：2010-10-15
申请人： Richard Lane , Michael Unetich , Daniel Lidor , Nathan Edwards
发明人： Richard Lane , Michael Unetich , Daniel Lidor , Nathan Edwards
IPC分类号： G06Q40/00
CPC分类号： G06Q40/04 , G06F3/04847 , G06Q40/00
摘要： Certain embodiments reduce the risks of traditionally programmed algorithms such as syntax errors, unclear logic, and the need for a non-trader programmer to develop the algorithm as specified by a trader by reducing or eliminating the writing of programming code by a user. Certain embodiments provide a design canvas area and blocks for designing an algorithm. Certain embodiments provide for grouping blocks placed in the design canvas area. Certain embodiments provide for virtualized group blocks enabling dynamic instantiation of portions of an algorithm to handle particular discrete events. Certain embodiments provide for operation of some or all portions of an algorithm when a connection between a client device and an algorithm server is broken.
摘要翻译：某些实施例减少传统的程序化算法的风险，例如语法错误，不清楚的逻辑，以及对非交易者程序员开发由交易者指定的算法的需求，通过减少或消除用户对程序代码的编写的需要。某些实施例提供设计画布区域和用于设计算法的块。某些实施例提供了放置在设计画布区域中的分组块。某些实施例提供了虚拟化组块，其使能算法的部分的动态实例化来处理特定的离散事件。当客户端设备和算法服务器之间的连接断开时，某些实施例提供算法的一些或所有部分的操作。

39. 发明申请

US20110093378A1 User-Defined Algorithm Electronic Trading 审中-公开
标题翻译：用户自定义算法电子交易
公开(公告)号：US20110093378A1
公开(公告)日：2011-04-21
申请号：US12905709
申请日：2010-10-15
申请人： Richard Lane , Michael Unetich
发明人： Richard Lane , Michael Unetich
IPC分类号： G06Q40/00 , G06F3/048
CPC分类号： G06Q40/04 , G06F3/04847 , G06Q40/00
摘要： Certain embodiments reduce the risks of traditionally programmed algorithms such as syntax errors, unclear logic, and the need for a non-trader programmer to develop the algorithm as specified by a trader by reducing or eliminating the writing of programming code by a user. Certain embodiments provide building block buttons and an algorithm area to define an algorithm. Certain embodiments provide live evaluation of an expression as the algorithm is being defined. Certain embodiments provide a design canvas area and blocks for designing an algorithm. Certain embodiments provide live feedback for blocks as the algorithm is being designed. Certain embodiments provide for initiating placement of an order to be managed by a selected user-defined trading algorithm from a value axis and for displaying working orders being managed by different user-defined trading algorithms on the value axis. Certain embodiments provide a ranking tool.
摘要翻译：某些实施例减少传统的程序化算法的风险，例如语法错误，不清楚的逻辑，以及对非交易者程序员开发由交易者指定的算法的需求，通过减少或消除用户对程序代码的编写的需要。某些实施例提供构建块按钮和用于定义算法的算法区域。当定义算法时，某些实施例提供表达式的实时评估。某些实施例提供设计画布区域和用于设计算法的块。当设计算法时，某些实施例为块提供实时反馈。某些实施例提供了从值轴开始放置由所选择的用户定义的交易算法管理的订单，并且用于显示在价值轴上由不同的用户定义的交易算法管理的工作订单。某些实施例提供了排名工具。

40. 发明申请

US20100062579A1 SELF-ALIGNED TRENCH FORMATION 有权
标题翻译：自对准TRENCH形成
公开(公告)号：US20100062579A1
公开(公告)日：2010-03-11
申请号：US12209117
申请日：2008-09-11
申请人： Werner Juengling , Richard Lane
发明人： Werner Juengling , Richard Lane
IPC分类号： H01L21/76
CPC分类号： H01L21/76224 , H01L21/3086 , H01L21/3088 , H01L21/31053 , H01L27/1087 , H01L29/0649
摘要： Methods for forming a semiconductor device include forming self-aligned trenches, in which a first set of trenches is used to align a second set trenches. Methods taught herein can be used as a pitch doubling technique, and may therefore enhance device integration. Further, employing a very thin CMP stop layer, and recessing surrounding materials by about an equal amount to the thickness of the CMP stop layer, provides improved planarity at the surface of the device.
摘要翻译：用于形成半导体器件的方法包括形成自对准沟槽，其中第一组沟槽用于对准第二组沟槽。本文教导的方法可以用作俯仰倍增技术，并且因此可以增强器件集成。此外，采用非常薄的CMP停止层和围绕材料的周围凹陷约等于CMP停止层的厚度，在器件的表面提供了改进的平面度。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式