专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20030076722A1 Method and system for displaying VLSI layout data 失效
公开(公告)号：US20030076722A1
公开(公告)日：2003-04-24
申请号：US10314957
申请日：2002-12-10
申请人： The Board of Trustees of the Leland Stanford Jr. University
发明人： Jeffrey M. Solomon
IPC分类号： G11C007/00
CPC分类号： G06T19/00 , G06F17/5068 , G06T15/20
摘要： A VLSI layout editor and method for using same that increases display and re-display speed and accuracy uses properties inherent to VLSI layouts that allows them to be displayed efficiently and accurately independent of the canonical expression of the VLSI design. The VLSI layout editor and methods for using same use precomputed images that each represent a portion of the VLSI layout, a hierarchy cache that includes multiple LOD versions of selected sub-designs in the pre-computed images, and selected direct determination of the viewable representation from the canonical expression for at least one LOD. Apparatus and methods according to the present invention can render a particular type of data whose canonical form is smaller than its corresponding displayed image thereof when the displayed image has geometric properties that allow heuristics and rasterization for dynamic and accurate expansion using selected combined techniques. Texture mapping and mipmapping can be used to accurately reduce, expand and reorder layers in a viewable image expanded from a canonical expression of the VLSI layout.

32. 发明授权

US11550803B2 Systems and methods of generating data marks in data visualizations 有权
公开(公告)号：US11550803B2
公开(公告)日：2023-01-10
申请号：US16283700
申请日：2019-02-22
申请人： The Board of Trustees of the Leland Stanford Jr. University
发明人： Chris Stolte , Diane L. Tang , Patrick Hanrahan
IPC分类号： G06F16/00 , G06F16/248 , G06F16/21 , G06F16/22 , G06F16/25 , G06F16/28 , G06F40/18 , G06F40/177 , G06F3/04842 , G06F3/0482 , G06F3/04847 , G06F16/26
摘要： An example method of displaying a data visualization includes displaying a plurality of selectable fields and receiving user selections of two different fields from the plurality of selectable fields. The method also includes generating, in accordance with the received user selections, data marks to be displayed in a data visualization, each data mark corresponding to a respective retrieved tuple of data from a multidimensional database, where (i) each data mark has an x-position defined according to data for a first field in the respective tuple and (ii) each data mark has a y-position defined according to data for a second field in the respective tuple. The method also includes displaying the data visualization that includes the generated data marks.

33. 发明授权

US11067836B2 Multi-stack graphene structure and device including the same 有权
公开(公告)号：US11067836B2
公开(公告)日：2021-07-20
申请号：US16557347
申请日：2019-08-30
申请人： SAMSUNG ELECTRONICS CO., LTD. , THE BOARD OF TRUSTEES OF THE LELAND STANFORD JR. UNIVERSITY
发明人： Wonjae Joo , Juhyung Kang , Soojin Kim , Mark L. Brongersma , Shanhui Fan
IPC分类号： G02F1/01 , G02F1/17 , G02F1/19 , G02F1/015
摘要： A multi-stack graphene structure includes a graphene stack that includes graphene layers including amorphous graphene and thin film dielectric layers. The graphene layers include amorphous graphene. The graphene layers and the thin dielectric layers are alternately stacked on one another. The multi-stack graphene structure also includes an electric field former configured to apply an electric field to the graphene layers.

34. 发明授权

US10741766B2 Organic semiconductor thin film and method of manufacturing the same and thin film transistor and electronic device 有权
公开(公告)号：US10741766B2
公开(公告)日：2020-08-11
申请号：US15497829
申请日：2017-04-26
申请人： Samsung Electronics Co., Ltd. , The Board of Trustees of the Leland Stanford Jr. University
发明人： Jong Won Chung , Sangyoon Lee , Zhenan Bao , Jie Xu
IPC分类号： H01L51/00 , C08L53/00 , C08L65/00 , H01L51/05 , C08L53/02
摘要： Disclosed are an organic semiconductor thin film, a manufacturing method thereof, and a thin film transistor and an electronic device including the organic semiconductor thin film. The organic semiconductor thin film includes a matrix. The matrix includes an elastomer and nanoconfined polymer structures embedded in the matrix. The nanoconfined polymer structures form a polymer network. The nanoconfined polymer structures include a conjugation semiconductor polymer. The conjugation semiconductor polymer includes a repeating unit having at least one conjugation system in its main chain. The nanoconfined polymer structures are present in an upper surface layer and a lower surface layer of the organic semiconductor thin film respectively.

35. 发明申请

US20170331057A1 POLYMERIC DIELECTRICS, METHODS OF MANUFACTURING THE SAME, AND ELECTRONIC DEVICES AND THIN FILM TRANSISTORS INCLUDING THE SAME 审中-公开
公开(公告)号：US20170331057A1
公开(公告)日：2017-11-16
申请号：US15499099
申请日：2017-04-27
申请人： Samsung Electronics Co., Ltd. , The Board of Trustees of the Leland Stanford Jr. University
发明人： Jong Won CHUNG , Sangyoon LEE , Ying-Li RAO , Zhenan BAO
IPC分类号： H01L51/00 , C08G77/38 , H01L51/05
CPC分类号： H01L51/0094 , C08G77/38 , C08G77/388 , H01L51/0036 , H01L51/004 , H01L51/0043 , H01L51/0048 , H01L51/052 , H01L51/0545
摘要： A polymeric dielectric may include a coordination complex of a modified elastic polymer and a metal cation. The modified elastic polymer may include an organic ligand moiety that coordinates the metal cation in a main chain of the elastic polymer. Provided are a method of manufacturing the same, and an electronic device and a thin film transistor including the same.

36. 发明申请

US20130165944A1 APPARATUS, SYSTEMS, AND METHODS FOR REMOVING OBSTRUCTIONS IN THE URINARY TRACT 审中-公开
标题翻译：装置，系统和方法在URINARY TRACT中移除障碍物
公开(公告)号：US20130165944A1
公开(公告)日：2013-06-27
申请号：US13716001
申请日：2012-12-14
申请人： The Board of Trustees of the Leland Stanford Jr. University
发明人： David Gal , Raymond Bonneau , Mary K. Garrett , Dan E. Azagury
IPC分类号： A61B17/22
CPC分类号： A61B17/22 , A61B2017/22067 , A61B2017/22079 , A61B2017/22082 , A61B2017/22092 , A61B2017/2215 , A61B2217/007
摘要： Systems and methods are provided for removing an obstruction from a ureter using a catheter including a distal end sized for introduction into a ureter, an infusion lumen, and an aspiration lumen. An infusion tip is provided on the distal end that includes infusion ports communicating with the infusion lumen, and one or more aspiration ports communicating with the aspiration lumen. One or more sources of fluid and/or vacuum are connectable to the tubular member such that fluid is delivered into the infusion lumen and suction is delivered into the aspiration lumen. A controller is coupled to the source(s) to control delivery of fluid to generate a radially outward pressure against a wall of a ureter adjacent the infusion tip and to control suction through the aspiration port(s) to apply a suction force against a kidney stone located adjacent the infusion tip.
摘要翻译：提供了系统和方法，用于使用导管来从输尿管移除梗阻，所述导管包括尺寸适于引入输尿管，输液腔和抽吸腔的远端。在远端设置有输注端，其包括与输液腔连通的输注端口以及与抽吸腔连通的一个或多个抽吸端口。一个或多个流体和/或真空源可连接到管状构件，使得流体被输送到输注腔中，并且抽吸被输送到抽吸腔中。控制器联接到源，以控制流体的输送以产生靠近输注尖端的输尿管的壁的径向向外的压力，并且通过抽吸端口控制吸力以向肾脏施加吸力石头位于输液尖附近。

37. 发明申请

US20030044862A1 Diagnostic marker for tumor hypoxia and prognosis 审中-公开
标题翻译：肿瘤缺氧和预后的诊断标志物
公开(公告)号：US20030044862A1
公开(公告)日：2003-03-06
申请号：US10175440
申请日：2002-06-18
申请人： THE BOARD OF TRUSTEES OF THE LELAND STANFORD JR. UNIVERSITY
发明人： Amato J. Giaccia , Quynh Thu Le , Nicholas C. Denko
IPC分类号： G01N033/574 , A61K031/00
CPC分类号： G01N33/574 , G01N33/57407 , G01N2333/52
摘要： Osteopontin (OPN) levels measured in bodily fluids of cancer patients are used as a noninvasive marker for tumor hypoxia as described herein. Methods of using OPN levels for the diagnosis, prognosis and treatment of cancers characterized by the presence of hypoxic cells, and a kit for detecting the presence of a hypoxic tumor are provided.
摘要翻译：在癌症患者的体液中测量的骨桥蛋白（OPN）水平被用作本文所述的肿瘤缺氧的无创标志物。提供了以缺氧细胞存在为特征的癌症的诊断，预后和治疗的OPN水平的方法和用于检测缺氧性肿瘤的存在的试剂盒。

38. 发明申请

US20020162081A1 Method and system for displaying VLSI layout data 失效
标题翻译：用于显示VLSI布局数据的方法和系统
公开(公告)号：US20020162081A1
公开(公告)日：2002-10-31
申请号：US09901028
申请日：2001-07-10
申请人： The Board of Trustees of the Leland Stanford Jr. University
发明人： Jeffrey M. Solomon
IPC分类号： G06F017/50
CPC分类号： G06T19/00 , G06F17/5068 , G06T15/20
摘要： A VLSI layout editor and method for using same that increases display and re-display speed and accuracy uses properties inherent to VLSI layouts that allows them to be displayed efficiently and accurately independent of the canonical expression of the VLSI design. The VLSI layout editor and methods for using same use precomputed images that each represent a portion of the VLSI layout, a hierarchy cache that includes multiple LOD versions of selected sub-designs in the pre-computed images, and selected direct determination of the viewable representation from the canonical expression for at least one LOD. Apparatus and methods according to the present invention can render a particular type of data whose canonical form is smaller than its corresponding displayed image thereof when the displayed image has geometric properties that allow heuristics and rasterization for dynamic and accurate expansion using selected combined techniques. Texture mapping and mipmapping can be used to accurately reduce, expand and reorder layers in a viewable image expanded from a canonical expression of the VLSI layout.
摘要翻译： VLSI布局编辑器和使用它的方法增加显示和重新显示的速度和精度使用VLSI布局固有的属性，可以高效，准确地显示VLSI设计的规范表达。 VLSI布局编辑器和用于使用相同使用的预计算图像的VLSI布局编辑器和方法，每个图像表示VLSI布局的一部分，包括预先计算的图像中的所选子设计的多个LOD版本的分层缓存，以及所选择的可视表示的直接确定从至少一个LOD的规范表达。根据本发明的装置和方法，当所显示的图像具有允许使用选择的组合技术进行动态和精确扩展的启发式和光栅化的几何特性时，能够呈现规范形式小于其对应的显示图像的特定类型的数据。纹理映射和mipmap可用于从VLSI布局的规范表达式扩展的可视图像中精确地减少，扩展和重新排列图层。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式