专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US08836375B2 Continuously self-calibrated latched comparator 有权
标题翻译：连续自校准锁存比较器
公开(公告)号：US08836375B2
公开(公告)日：2014-09-16
申请号：US13604946
申请日：2012-09-06
申请人： Kalyan Brata Ghatak
发明人： Kalyan Brata Ghatak
IPC分类号： H03K5/22
CPC分类号： H03K5/249
摘要： A comparator apparatus includes an amplifier and one or more latched comparators connected to the amplifier that compares input voltage signals to predefined reference voltage signals. The comparator apparatus includes an offset that limits the minimum input differential voltage signal with respect to the predefined voltage signals. A calibration component is electrically connected to the latched comparator and assists in continuously measuring and compensating the offset.
摘要翻译：比较器装置包括放大器和连接到放大器的一个或多个锁存比较器，其将输入电压信号与预定义的参考电压信号进行比较。比较器装置包括相对于预定电压信号限制最小输入差分电压信号的偏移。校准组件电连接到锁存比较器，有助于连续测量和补偿偏移。

22. 发明授权

US08810282B2 Apparatus and methods for voltage comparison 有权
标题翻译：用于电压比较的装置和方法
公开(公告)号：US08810282B2
公开(公告)日：2014-08-19
申请号：US13725631
申请日：2012-12-21
申请人： Analog Devices, Inc.
发明人： Hongxing Li
IPC分类号： H03K5/22
CPC分类号： H03F3/45179 , H03F1/223 , H03G3/00 , H03K5/2481 , H03K5/249 , H03M1/12
摘要： Apparatus and methods for voltage comparison are provided. In one embodiment, a comparator includes a first input transistor having a gate configured to receive a first input voltage and a second input transistor having a gate configured to receive a second input voltage. The first and second input transistors can be used to compare the first input voltage to the second input voltage. Additionally, the comparator further includes a first Miller capacitor electrically connected to a drain of the first input transistor and a second Miller capacitor electrically connected to a drain of the second input transistor. Furthermore, first and second inverting amplification circuits are electrically connected across the first and second Miller capacitors, respectively, so as to increase the effective capacitance of the capacitors. The first and second Miller capacitors can be used to extend the comparator's integration time, thereby enhancing the performance of the comparator.
摘要翻译：提供了用于电压比较的装置和方法。在一个实施例中，比较器包括具有被配置为接收第一输入电压的栅极的第一输入晶体管和具有被配置为接收第二输入电压的栅极的第二输入晶体管。第一和第二输入晶体管可用于将第一输入电压与第二输入电压进行比较。此外，比较器还包括电连接到第一输入晶体管的漏极的第一米勒电容器和电连接到第二输入晶体管的漏极的第二米勒电容器。此外，第一和第二反相放大电路分别跨越第一和第二米勒电容器电连接，以增加电容器的有效电容。第一和第二米勒电容器可用于扩展比较器的积分时间，从而提高比较器的性能。

23. 发明授权

US08604835B2 Semiconductor apparatus 失效
标题翻译：半导体装置
公开(公告)号：US08604835B2
公开(公告)日：2013-12-10
申请号：US12871564
申请日：2010-08-30
申请人： Koji Kuroki , Ryuji Takishita
发明人： Koji Kuroki , Ryuji Takishita
IPC分类号： G01R25/00 , H03D13/00
CPC分类号： H03L7/085 , G11C7/222 , H03K5/249 , H03L7/0814 , H03L7/0816
摘要： In a semiconductor device, there are provided first to third pairs of nMOS transistors between a GND and two sense nodes and first to third pairs of pMOS transistors between the two sense nodes and the power supply. A first internal clock signal and its inverted signal are supplied to gates of the first pair of nMOS transistors and the second pair of nMOS transistors, respectively. Complementary external clock signals are supplied to the gates of the third pairs of nMOS transistors and the third pairs of pMOS transistors. An inverted version of a second internal clock signal and the second internal clock signal are supplied to gates of the first and second pairs of pMOS transistors. The two sense nodes are connected to inputs of a differential amplifier. The output of the differential amplifier is latched by a latch circuit. Also provided an equalizing circuit precharging/equalizing the two sense nodes (FIG. 2).
摘要翻译：在半导体器件中，在GND和两个感测节点之间提供第一至第三对nMOS晶体管，并且在两个感测节点和电源之间提供第一至第三对pMOS晶体管对。第一内部时钟信号及其反相信号分别被提供给第一对nMOS晶体管和第二对nMOS晶体管的栅极。互补的外部时钟信号被提供给第三对nMOS晶体管和第三对pMOS晶体管的栅极。第二内部时钟信号的反相形式和第二内部时钟信号被提供给第一和第二对pMOS晶体管的栅极。两个感测节点连接到差分放大器的输入。差分放大器的输出由锁存电路锁存。还提供了均衡电路对两个感测节点进行预充电/均衡（图2）。

24. 发明授权

US08526568B2 Shift register and driving method thereof 有权
标题翻译：移位寄存器及其驱动方法
公开(公告)号：US08526568B2
公开(公告)日：2013-09-03
申请号：US13039369
申请日：2011-03-03
申请人： Mitsuaki Osame , Aya Anzai
发明人： Mitsuaki Osame , Aya Anzai
IPC分类号： G11C19/00 , H03K3/00 , H03K5/13
CPC分类号： H03K5/249 , G11C19/00 , G11C19/184 , H03K5/003 , H03K5/02 , H03K5/082
摘要： A low power consumption shift register which inputs a CK signal with a low voltage with almost no effect of variation in characteristics of transistors. In the invention, an input portion of an inverter is set at a threshold voltage thereof and a CK signal is inputted to the input portion, of the inverter through a capacitor means. In this manner, the CK signal is amplified, which is sent to the shift register. That is, by obtaining the threshold potential of the inverter, the shift register which operates with almost no effect of variation in characteristics of transistors can be provided. A level shifter of the CK signal is generated from an output pulse of the shift register, therefore, the low power consumption shift register having the level shifter which flows a shoot-through current for a short period can be provided.
摘要翻译：低功耗移位寄存器，其输入具有低电压的CK信号，几乎不影响晶体管的特性变化。在本发明中，将逆变器的输入部分设定为阈值电压，并通过电容器装置将CK信号输入到逆变器的输入部分。以这种方式，CK信号被放大，发送到移位寄存器。也就是说，通过获得反相器的阈值电位，可以提供几乎不影响晶体管特性变化的移位寄存器。可以从移位寄存器的输出脉冲产生CK信号的电平移位器，因此可以提供具有短时间流过直通电流的电平移位器的低功耗移位寄存器。

25. 再颁专利

USRE44410E1 Charge comparator with low input offset 有权
标题翻译：低电平偏移电荷比较器
公开(公告)号：USRE44410E1
公开(公告)日：2013-08-06
申请号：US12322658
申请日：2009-02-05
申请人： Cuneyt Demirdag , Michael P. Anthony
发明人： Cuneyt Demirdag , Michael P. Anthony
IPC分类号： H03M1/12
CPC分类号： H03F3/45475 , G11C19/285 , G11C27/02 , G11C27/024 , H03F3/45968 , H03F2200/78 , H03F2203/45614 , H03K5/249
摘要： A Direct Current (DC) charge comparator that provides low input offset by feeding complimentary plus and minus charge inputs to a single amplification path via an alternate input path switch. Multiple sample and hold circuits at the output of the amplification path permit comparison of the result when each of the charge inputs travels down each of the paths, to determine a correction.
摘要翻译：直流（DC）电荷比较器，通过将补充和负电荷输入通过备用输入路径开关馈送到单个放大路径来提供低输入偏移。在放大路径的输出处的多个采样和保持电路允许当每个电荷输入沿每个路径向下行进时结果的比较，以确定校正。

26. 发明授权

US08487802B2 Comparator and analog-to-digital converter 有权
标题翻译：比较器和模数转换器
公开(公告)号：US08487802B2
公开(公告)日：2013-07-16
申请号：US13052817
申请日：2011-03-21
申请人： Junichi Naka , Masakazu Shigemori
发明人： Junichi Naka , Masakazu Shigemori
IPC分类号： H03M1/34
CPC分类号： H03K5/249
摘要： Increase of power consumption is reduced, and the operational speed is improved. A comparator includes a comparing section which outputs a result of comparison between a first voltage and a second voltage which constitute an input differential signal, a first positive feedback section which operates in synchronism with a first clock signal, amplifies the result from the comparing section, and outputs the amplified result to an output node pair, and a second positive feedback section which operates in synchronism with a second clock signal, and provides positive feedback to the output node pair.
摘要翻译：降低功耗增加，运行速度提高。比较器包括比较部分，其输出构成输入差分信号的第一电压和第二电压之间的比较结果，与第一时钟信号同步操作的第一正反馈部分，放大比较部分的结果，并将放大的结果输出到输出节点对，以及与第二时钟信号同步工作的第二正反馈部分，并向输出节点对提供正反馈。

27. 发明申请

US20130156126A1 RAIL-TO-RAIL COMPARATOR, PULSE AMPLITUDE MODULATION RECEIVER, AND COMMUNICATION SYSTEM USING THE SAME 有权
标题翻译：轨至轨比较器，脉冲振幅调制接收器和使用该通信系统的通信系统
公开(公告)号：US20130156126A1
公开(公告)日：2013-06-20
申请号：US13590282
申请日：2012-08-21
申请人： Jin Il CHUNG , Jun Hyun CHUN , Jin Wook BURM , Dae Ho YUN
发明人： Jin Il CHUNG , Jun Hyun CHUN , Jin Wook BURM , Dae Ho YUN
IPC分类号： H03K5/22 , H04L27/02 , H04L27/06
CPC分类号： H03K5/249 , H04L25/4917 , H04L27/06
摘要： A rail-to-rail comparator including a first comparison unit connected to a first terminal and configured to compare differential input signals to differential reference voltages; a second comparison unit connected to a second terminal and configured to compare the differential input signals to the differential reference voltages; and an output unit configured to be driven in response to a clock signal and to generate a complementary output signal according to comparison results of the first and second comparison units.
摘要翻译：一种轨到轨比较器，包括连接到第一端子并被配置为将差分输入信号与差分参考电压进行比较的第一比较单元; 第二比较单元，连接到第二端子并且被配置为将差分输入信号与差分参考电压进行比较; 以及输出单元，被配置为响应于时钟信号被驱动，并且根据第一和第二比较单元的比较结果产生互补的输出信号。

28. 发明授权

US08362934B2 Comparator and analog/digital converter 有权
标题翻译：比较器和模拟/数字转换器
公开(公告)号：US08362934B2
公开(公告)日：2013-01-29
申请号：US13127141
申请日：2009-10-28
申请人： Akira Matsuzawa , Masaya Miyahara
发明人： Akira Matsuzawa , Masaya Miyahara
IPC分类号： H03M1/06
CPC分类号： H03K5/2481 , H03K3/356139 , H03K5/249 , H03M1/0682 , H03M1/204 , H03M1/365
摘要： To provide a comparator and an A/D converter having the comparator. The comparator includes a differential amplifier circuit section and a differential latch circuit section. A first input voltage signal, a second input voltage signal and a clock signal are inputted to the differential amplifier circuit section. The differential amplifier circuit section operates base on the clock signal to output a first output voltage signal and a second output voltage signal which respectively correspond to the value the input voltage signal and the value of the reference voltage signal and are amplified. The differential latch circuit section operates based on the first and second output voltage signals to keep and output a comparison result between the first input voltage signal and the second input voltage signal.
摘要翻译：提供具有比较器的比较器和A / D转换器。比较器包括差分放大器电路部分和差分锁存电路部分。第一输入电压信号，第二输入电压信号和时钟信号被输入到差分放大器电路部分。差分放大器电路部分基于时钟信号进行工作，以输出分别对应于输入电压信号的值和参考电压信号的值并被放大的第一输出电压信号和第二输出电压信号。差分锁存电路部分基于第一和第二输出电压信号进行工作，以保持并输出第一输入电压信号和第二输入电压信号之间的比较结果。

29. 发明授权

US08258991B2 Low power comparator for use in SAR ADCs 有权
标题翻译：低功率比较器用于SAR ADC
公开(公告)号：US08258991B2
公开(公告)日：2012-09-04
申请号：US12857976
申请日：2010-08-17
申请人： Seetharaman Janakiraman
发明人： Seetharaman Janakiraman
IPC分类号： H03M1/38
CPC分类号： H03K5/249 , H03K5/2481 , H03M1/129 , H03M1/46
摘要： Successive approximation register (SAR) analog-to-digital converters (ADCs) generally use one or more comparators to convert an analog signal to a digital signal. These comparators, however, can consume a great deal of power, so it is desirable to have a comparator configuration that consumes less power. Here, a multi-bandwidth comparator is provided, which can be switched between different coarse resolution and fine resolution. By using this single multi-bandwidth comparator, lower power consumption with a small amount of area can be achieved.
摘要翻译：逐次逼近寄存器（SAR）模数转换器（ADC）通常使用一个或多个比较器将模拟信号转换为数字信号。然而，这些比较器可以消耗大量功率，因此希望具有消耗更少功率的比较器配置。这里提供了一个多带宽比较器，可以在不同的粗分辨率和精细分辨率之间进行切换。通过使用该单个多带宽比较器，可以实现较少的功率消耗与少量的面积。

30. 发明授权

US08092083B2 Temperature sensor with digital bandgap 有权
标题翻译：温度传感器带数字带隙
公开(公告)号：US08092083B2
公开(公告)日：2012-01-10
申请号：US11865672
申请日：2007-10-01
申请人： Garthik Venkataraman , Harold Kutz , Monte Mar
发明人： Garthik Venkataraman , Harold Kutz , Monte Mar
IPC分类号： G01K7/01 , H01L35/00
CPC分类号： G01K7/01 , H03K5/2481 , H03K5/249 , H03M3/43 , H03M3/456
摘要： A system comprises a temperature sensor generate multiple base-emitter voltage signals by sequentially providing various currents to a transistor, and a system controller to determine a differential voltage signal according to the multiple base-emitter voltage signals, the differential voltage signal proportional to an environmental temperature associated with the transistor.
摘要翻译：系统包括温度传感器，通过向晶体管顺序地提供各种电流而产生多个基极 - 发射极电压信号，以及系统控制器，用于根据多个基极 - 发射极电压信号确定差分电压信号，差分电压信号与环境成正比与晶体管相关的温度。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式