会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 27. 发明授权
    • High-density plasma oxidation for enhanced gate oxide performance
    • 高密度等离子体氧化,提高栅极氧化性能
    • US07381595B2
    • 2008-06-03
    • US11139726
    • 2005-05-26
    • Pooran Chandra JoshiApostolos T. VoutsasJohn W. Hartzell
    • Pooran Chandra JoshiApostolos T. VoutsasJohn W. Hartzell
    • H01L21/00
    • H01L29/78642C23C16/24C23C16/45523C23C16/509H01L21/02164H01L21/0234H01L21/049H01L21/31612H01L29/66666H01L29/6675
    • A method is provided for forming a low-temperature vertical gate insulator in a vertical thin-film transistor (V-TFT) fabrication process. The method comprises: forming a gate, having vertical sidewalls and a top surface, overlying a substrate insulation layer; depositing a silicon oxide thin-film gate insulator overlying the gate; plasma oxidizing the gate insulator at a temperature of less than 400° C., using a high-density plasma source; forming a first source/drain region overlying the gate top surface; forming a second source/drain region overlying the substrate insulation layer, adjacent a first gate sidewall; and, forming a channel region overlying the first gate sidewall, in the gate insulator interposed between the first and second source/drain regions. When the silicon oxide thin-film gate insulator is deposited overlying the gate a Si oxide layer, a low temperature deposition process can be used, so that a step-coverage of greater than 65% can be obtained.
    • 提供一种用于在垂直薄膜晶体管(V-TFT)制造工艺中形成低温垂直栅极绝缘体的方法。 该方法包括:形成具有垂直侧壁和顶表面的栅极,覆盖衬底绝缘层; 沉积覆盖栅极的氧化硅薄膜栅极绝缘体; 使用高密度等离子体源在低于400℃的温度下等离子体氧化栅极绝缘体; 形成覆盖所述栅极顶表面的第一源极/漏极区域; 在第一栅极侧壁附近形成覆盖衬底绝缘层的第二源极/漏极区域; 以及在位于第一和第二源极/漏极区之间的栅极绝缘体中形成覆盖第一栅极侧壁的沟道区。 当氧化硅薄膜栅极绝缘体沉积在栅极上覆盖Si氧化物层时,可以使用低温沉积工艺,从而可以获得大于65%的阶梯覆盖率。
    • 29. 发明申请
    • Micro-pixelated fluid-assay structure
    • 微像素化流体测定结构
    • US20080084372A1
    • 2008-04-10
    • US11827174
    • 2007-07-10
    • John W. HartzellPooran Chandra JoshiPaul J. Schuele
    • John W. HartzellPooran Chandra JoshiPaul J. Schuele
    • G09G3/36
    • B01L3/5027B01L3/502707B01L2300/0636B01L2300/0645B01L2300/0819B01L2300/0877B01L2300/1822B01L2300/1827
    • A pixel-by-pixel digitally-addressable, pixelated, fluid-assay, active-matrix micro-structure including plural pixels formed preferably on a glass or plastic substrate, wherein each pixel, formed utilizing low-temperature TFT and Si technology, includes (a) at least one functionalized, digitally-addressable assay sensor including at least one functionalized, digitally-addressable assay site which has been affinity-functionalized to respond to a selected, specific fluid-assay material, and (b) disposed operatively adjacent that sensor and its associated assay site, digitally-addressable and energizable electromagnetic field-creating structure which is selectively energizable to create, in the vicinity of the sensor and its associated assay site, a selected, ambient, electromagnetic field environment which is structured to assist, selectively and optionally only, in the reading-out of an assay-result response from the assay sensor and assay site.
    • 逐像素可数字寻址,像素化,流体测定,包括优选地形成在玻璃或塑料基板上的多个像素的有源矩阵微结构,其中利用低温TFT和Si技术形成的每个像素包括( a)至少一个功能化的,可数字寻址的测定传感器,其包括至少一个官能化的,可数字寻址的测定位点,其已经被亲和功能化以响应所选择的特定流体测定材料,和(b)可操作地邻近该传感器 以及其相关联的测定位点,可数字寻址和可激励的电磁场创建结构,其可选择性地激励以在传感器及其相关联的测定位点附近产生所选择的环境电磁场环境,其被构造为有选择地辅助 并且可选地仅在从测定传感器和测定位点读出测定结果响应中。