会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 21. 发明授权
    • Imaging apparatus and method, electronic device, and program
    • 成像设备和方法,电子设备和程序
    • US08466990B2
    • 2013-06-18
    • US12805520
    • 2010-08-04
    • Kazuki NomotoAkihiro NakamuraTakashi KuboderaKaneyoshi TakeshitaYukihiro Kiyota
    • Kazuki NomotoAkihiro NakamuraTakashi KuboderaKaneyoshi TakeshitaYukihiro Kiyota
    • H04N5/217H04N5/228H04N9/64H04N3/14H04N5/335
    • H04N5/3675
    • An imaging apparatus includes: an imaging unit configured to image an image using an imaging device; an image obtaining unit configured to obtain a plurality of images equivalent to the time of dark, imaged by the imaging unit; a registering unit configured to register, with an image obtained by the image obtaining unit, the address and change amount of a pixel where the output value of the pixel changes so as to exceed a predetermined threshold; and a correcting unit configured to correct, when taking a pixel corresponding to an address registered by the registering unit as a processing object pixel, the pixel value of the processing object pixel based on comparison between difference of the output values of the processing object pixel and a peripheral pixel of the processing object pixel, and the change amount of the processing object pixel.
    • 一种成像装置,包括:成像单元,被配置为使用成像装置对图像进行成像; 图像获取单元,被配置为获得由所述成像单元成像的等于黑暗时间的多个图像; 注册单元,被配置为用图像获取单元获得的图像登记像素的输出值改变以超过预定阈值的像素的地址和变化量; 以及校正单元,被配置为基于通过所述处理对象像素的输出值的差异与所述处理对象像素的输出值的差异来对所述处理对象像素的像素值进行比较,当对应于由所述登记单元登记的地址的像素作为处理对象像素时, 处理对象像素的周边像素和处理对象像素的变化量。
    • 28. 发明申请
    • SEMICONDUCTOR INTEGRATED CIRCUIT AND LAYOUT METHOD THEREOF
    • 半导体集成电路及其布线方法
    • US20090282279A1
    • 2009-11-12
    • US12096984
    • 2007-07-25
    • Akihiro Nakamura
    • Akihiro Nakamura
    • G06F1/04
    • G06F13/4072
    • An internal circuit (151) has a timing constraint only in relation to an internal-signal transmitting and receiving circuit (102) and no timing constraint in relation to an external-signal receiving circuit (101). A layout accordingly becomes possible in which the external-signal receiving circuit (101) is not affected by the timing constraint of the internal circuit (151). Since a layout of the external-signal receiving circuit (101) thus realizes shorter distances between the external-signal receiving circuit (101) and the external clock terminal (154) and between the external-signal receiving circuit (101) and the external data terminal (155) so as to satisfy the timing constraints between the external-signal receiving circuit (101) and the external clock and data terminals (155) and (154), the timing constraint between an AC clock signal and an AC data signal is easily satisfied.
    • 内部电路(151)仅具有相对于内部信号发送和接收电路(102)的定时约束,并且没有关于外部信号接收电路(101)的时序约束。 因此可以使外部信号接收电路(101)不受内部电路(151)的定时约束的影响。 由于外部信号接收电路(101)的布局因此实现外部信号接收电路(101)和外部时钟端子(154)之间以及外部信号接收电路(101)与外部数据之间的较短距离 终端(155),以便满足外部信号接收电路(101)与外部时钟和数据终端(155)和(154)之间的定时约束,AC时钟信号和AC数据信号之间的定时约束是 容易满足