会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 21. 发明授权
    • Method of etching insulating film and method of forming interconnection layer
    • 蚀刻绝缘膜的方法和形成互连层的方法
    • US06638848B1
    • 2003-10-28
    • US09517731
    • 2000-03-02
    • Masanaga FukasawaShingo Kadomura
    • Masanaga FukasawaShingo Kadomura
    • H01L214763
    • H01L21/76801H01L21/28556H01L21/31116H01L21/31138H01L21/76802
    • A method of rapid etching of an insulating film including an organic-based dielectric film without forming a damage layer or causing decline of the throughput, including the steps of forming an insulating film including an organic-based dielectric film such as a stacked film having a polyarylether film or other organic-based dielectric film and a silicon oxide-based dielectric film or other insulating film, forming a mask layer by patterning above the insulating film, and when etching the organic-based dielectric film portion, using ions or radicals containing NH group generated by gaseous discharge in a mixed gas of hydrogen gas and nitrogen gas or a mixed gas of ammonia gas for etching using the mask layer as an etching mask, to etch the insulating layer and form openings etc. while generating reaction products containing CN group.
    • 一种在不形成损伤层的情况下快速蚀刻包括有机基电介质膜的绝缘膜的方法,或者导致生产量下降的方法,包括形成包括有机基电介质膜的绝缘膜的步骤,例如具有 聚芳醚膜或其它有机基介电膜和氧化硅基介电膜或其它绝缘膜,通过在绝缘膜上方图案化形成掩模层,并且当蚀刻有机基介电膜部分时,使用含有NH的离子或自由基 在氢气和氮气的混合气体中通过气体放电产生的组,或者使用掩模层作为蚀刻掩模的氨气的混合气体蚀刻绝缘层并形成开口等,同时产生含有CN基团的反应产物 。
    • 22. 发明授权
    • Method and apparatus for dry etching
    • 干蚀刻的方法和装置
    • US06174408B1
    • 2001-01-16
    • US09371369
    • 1999-08-10
    • Shingo KadomuraTomohide JozakiShinsuke Hirano
    • Shingo KadomuraTomohide JozakiShinsuke Hirano
    • H01L2100
    • H01L21/32137
    • An apparatus 1 for manufacturing a semiconductor device capable of actually putting the low temperature etching technique into practical use is also provided, having a vacuum chamber 2 in which a specimen stage 12 having a cooling means is disposed at the inside and a plasma generation means for generating plasmas, in which a specimen, for example, semiconductor substrate W is processed by generating plasmas while controlling the temperature of the specimen W placed on a specimen stage 12 by cooling the specimen stage 12 by a cooling means. The cooling means uses a liquefied gas or a gas as a coolant, the flow channel for the coolant is formed by arranging in parallel a plurality of pipelines 21a-21d having diameters different from each other at positions before flowing to the specimen stage, and the specimen stage 12 is cooled by flowing the coolant through the pipelines 21a-21d. The cooling means is provided with a control means 22 for controlling the amount of the coolant caused to flow to each of the plurality of pipelines 21a-21d respectively.
    • 还提供了一种用于制造实际将低温蚀刻技术实际使用的半导体器件的装置1,其具有真空室2,其中具有冷却装置的样品台12位于其内部,以及等离子体产生装置 产生等离子体,其中通过产生等离子体来处理样品,例如半导体衬底W,同时通过冷却装置冷却样品台12来控制放置在样品台12上的样品W的温度。 冷却装置使用液化气体或气体作为冷却剂,通过在流动到试样台之前的位置处并排布置具有彼此直径不同的多条管线21a〜21d而形成冷却剂流路, 通过使冷却剂流过管线21a〜21d来冷却试样台12。 冷却装置设置有控制装置22,用于分别控制流向多个管道21a-21d中的每一个的冷却剂的量。
    • 25. 发明授权
    • Dry etching method
    • 干蚀刻法
    • US5401358A
    • 1995-03-28
    • US859342
    • 1992-03-30
    • Shingo Kadomura
    • Shingo Kadomura
    • H01L21/302H01L21/3065H01L21/311H01L21/00
    • H01L21/31116
    • Proposed is a method for achieving an improved etchrate and exceedingly low damage in a so-called digital etching technique consisting of etching a sample wafer on the level of a monatomic layer. The present invention covers the following three main aspects, namely (a) formation of dangling bonds on the surface of a sample wafer and adsorption of etchants to the sample wafer for formation of a surface reaction layer, followed by elimination of the surface reaction layer by irradiation of a charged beam, (b) adsorption of etchants followed by formation and elimination of a surface reaction layer by neutral beam irradiation, and (c) formation of dangling bonds and adsorption of etchants to the sample wafer for formation of a surface reaction layer, followed by elimination of the surface reaction layer by irradiation of a neutral beam. With (a), high etchrate may be achieved because the wafer surface may be activated by the dangling bonds and the formation of the surface reaction layer may be promoted. With (b), although kinetic energies of the neutral beam is donated to the etchants, the effect by charges is nil, so that radiation damages may be avoided. With (c), the effects (a) and (b) are summed together so that high etchrate and low damages may be simultaneously achieved. Satisfactory results could be obtained on application of the present invention to etching of a single crystal silicon substrate and selective etching of an SiO.sub.2 /SiN.sub.x system.
    • 提出了一种在所谓的数字蚀刻技术中实现改进的蚀刻速度和极低的损伤的方法,该技术包括在单原子层的水平上蚀刻样品晶片。 本发明涵盖以下三个主要方面,即(a)在样品晶片的表面上形成悬挂键,并且将蚀刻剂吸附到样品晶片上以形成表面反应层,随后用表面反应层消除表面反应层 (b)吸附蚀刻剂,然后通过中性束照射形成和消除表面反应层,以及(c)形成悬挂键并将蚀刻剂吸附到样品晶片上以形成表面反应层 ,然后通过中性光束的照射消除表面反应层。 对于(a),可以实现高蚀刻,因为晶片表面可以由悬挂键激活,并且可以促进形成表面反应层。 使用(b),尽管中性光束的动能被捐赠给蚀刻剂,但电荷的影响为零,因此可以避免辐射损伤。 对于(c),将(a)和(b)的效果相加在一起,从而可以同时实现高蚀刻和低损伤。 将本发明应用于单晶硅衬底的蚀刻和SiO 2 / SiN x系统的选择性蚀刻可以获得令人满意的结果。
    • 27. 发明授权
    • Dry etching method
    • 干蚀刻法
    • US5320708A
    • 1994-06-14
    • US825279
    • 1992-01-24
    • Shingo KadomuraMasakazu Muroyama
    • Shingo KadomuraMasakazu Muroyama
    • H01L21/302H01L21/3065H01L21/3105H01L21/311H01L21/321H01L21/768H01L21/00
    • H01L21/02063H01L21/3065H01L21/31051H01L21/31116H01L21/321H01L21/76819
    • A dry etching method by which the surface of a variety of materials constituting a semiconductor device may be planarized or smoothed under clean state. Small-sized recesses existing on the surface of a layer of the material to be etched are filled with deposited free sulfur yielded from sulfur halides, such as S.sub.2 F.sub.2 or S.sub.2 Cl.sub.2, into the plasma under conditions of dissociation produced by electrical discharge. After the surface of the material to be etched is planarized in this manner, etching is carried out under conditions of simultaneously removing the small-sized projections and deposited sulfur to successfully eliminate step differences or roughness on the material surface. Etching may alternatively be carried out under the condition of competition of filling of recesses with sulfur and removal of the projections. Sulfur may easily be removed on sublimation by heating the wafer after completion of etching without producing pollution by particles. The present invention may be applied to trimming of cross-sectional shape of the trenches or connection holes, surface smoothing of the WSi.sub.x layer formed by high temperature CVD or planarization of an interlayer insulating film used for covering the step differences.
    • 构成半导体器件的各种材料的表面可以在清洁状态下被平坦化或平滑化的干蚀刻方法。 存在于待蚀刻材料层表面上的小尺寸凹槽在由放电产生的解离的条件下填充由硫卤化物(例如S2F2或S2Cl2)产生的沉积的游离硫。 在被蚀刻材料的表面以这种方式平坦化后,在同时去除小尺寸突起和沉积硫的条件下进行蚀刻,以成功地消除材料表面上的步长差异或粗糙度。 蚀刻也可以在用硫填充凹槽的竞争和去除突起的条件下进行。 通过在蚀刻完成之后加热晶片而不会产生颗粒污染,可以在升华时容易地除去硫。 本发明可以用于修整沟槽或连接孔的横截面形状,通过高温CVD形成的WSix层的表面平滑化或用于覆盖台阶差的层间绝缘膜的平坦化。
    • 28. 发明授权
    • Dry etching method
    • 干蚀刻法
    • US5310456A
    • 1994-05-10
    • US736947
    • 1991-07-29
    • Shingo Kadomura
    • Shingo Kadomura
    • H01L21/3065H01L21/3213H01L21/00
    • H01L21/3065H01L21/32136H01L21/32137
    • A dry etching method enabling layers of a variety of silicon based materials, such as polysilicon layer, single crystal silicon layer, metal silicide layer or a polycide film, and an aluminum based material, to be etched anisotropically without the necessity of employing depositive CFC-based gases. The etching gas is selected from a variety of gases composed mainly of sulfur halogenides, such as S.sub.2 F.sub.2, S.sub.2 Cl.sub.2 or S.sub.2 Br.sub.2. These sulfur halogenides yield halogen radicals as the etchant in the plasma, and a variety of ions assisting the radical reaction, while yielding free sulfur S, as a result of dissociation by electrical discharge. Free sulfur then is deposited on the sample wafer etched to display the effect of sidewall protection, while the wafer is controlled to a temperature lower than room temperature. According to the present invention, since sulfur yielded in the gaseous phase is used for sidewall protection, anisotropic processing becomes possible even with a system in which, by reason of the construction of the etching mask, the carbon based polymer derived from the resist material may not be expected to by yielded. The deposited sulfur may be easily removed by sublimation by proper heating the wafer after completion of etching.
    • 使各种各样的硅基材料(例如多晶硅层,单晶硅层,金属硅化物层或多晶硅膜)和铝基材料的各层能够各向异性地蚀刻而不需要使用沉积CFC- 基于气体。 蚀刻气体选自主要由硫卤化物如S2F2,S2Cl2或S2Br2组成的各种气体。 这些硫卤化物作为等离子体中的蚀刻剂产生卤素自由基,以及由于通过放电解离而产生游离硫S的多种离子辅助自由基反应。 然后将游离硫沉积在被蚀刻以​​显示侧壁保护的效果的样品晶片上,同时将晶片控制到低于室温的温度。 根据本发明,由于在气相中产生的硫被用于侧壁保护,所以即使由于蚀刻掩模的构造,由抗蚀剂材料衍生的碳基聚合物也可以进行各向异性处理 不能期待通过屈服。 通过在蚀刻完成后适当加热晶片,可以通过升华容易地去除沉积的硫。
    • 29. 发明授权
    • Dry etching method
    • 干蚀刻法
    • US5230772A
    • 1993-07-27
    • US735839
    • 1991-07-25
    • Shingo Kadomura
    • Shingo Kadomura
    • H01L21/027G03F7/36H01L21/311
    • G03F7/36H01L21/31138
    • A dry etching method for suppressing the micro-loading effects at the time of etching of the resist material layer through utilization of the competitive process of the deposition of the etching reaction product and removal by sputtering. For example, if a novolak based positive type photoresist is etched using an NH.sub.3 gas with the wafer temperature being maintained at 70.degree. C. or lower, reaction products at lower vapor pressure containing elements of C, O and N are produced in the etching region. In the broader etching region, the reaction products are deposited in a larger quantity than in the narrower region. The etching rate is lowered to the extent that the etchant is consumed for removing these deposited reaction products by sputtering. The result is the averaged etching rate in the wafer surface irrespective of the size of the etching region. Excess overetching becomes unnecessary as a result of suppression of the micro-loading effects.
    • 一种干蚀刻方法,用于通过利用蚀刻反应产物的沉积的竞争过程和溅射去除来抑制蚀刻抗蚀剂材料层时的微载荷效应。 例如,如果使用晶片温度保持在70℃以下的NH 3气体蚀刻基于酚醛清漆的正型光致抗蚀剂,则在蚀刻区域中产生含有C,O和N元素的较低蒸气压的反应产物 。 在较宽的蚀刻区域中,反应产物以比较窄的区域更大的量沉积。 蚀刻速率降低到通过溅射去除这些沉积的反应产物来消耗蚀刻剂的程度。 结果是晶片表面的平均蚀刻速率与蚀刻区域的大小无关。 由于抑制微负荷效应,过量的过蚀刻变得不必要。