会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 22. 发明授权
    • Charges recycling differential logic(CRDL) circuit and storage elements
and devices using the same
    • 收费回收差分逻辑(CRDL)电路和使用其的存储元件和器件
    • US6016065A
    • 2000-01-18
    • US234517
    • 1999-01-21
    • Bai-Sun Kong
    • Bai-Sun Kong
    • G11C11/41G11C7/00G11C11/412H03K3/356H03K19/00H03K19/0944H03K19/096H03K19/173H03K19/21
    • G11C11/412H03K19/0019H03K19/0963H03K19/1738H03K19/215H03K3/356147G06F2207/3884
    • A storage element for a semiconductor device in accordance with preferred embodiments exhibit less noise and consumes less power with faster speed. A first circuit maintains a first storage node at a same signal level of a previous state when an input signal at an input electrode transits from one of (i) first signal level to second signal level and (ii) third signal level to second signal level. The first circuit includes a first plurality of transistors coupled to the input electrode, and a first pair of transistors coupled to said first plurality of transistors and coupled to each other at the first storage node. A second circuit, coupled to said first circuit, changes a condition of said first storage node to one of (i) first signal level when the input signal transits from the second signal level to the first signal level and (ii) third signal level when the input signal transits from the second signal level to the third signal level.
    • 根据优选实施例的用于半导体器件的存储元件表现出较小的噪声并且以更快的速度消耗更少的功率。 当输入电极的输入信号从(i)第一信号电平之一转换到第二信号电平时,第一电路将先前状态的第一存储节点维持在相同的信号电平,以及(ii)第三信号电平转换到第二信号电平 。 第一电路包括耦合到输入电极的第一多个晶体管,以及耦合到所述第一多个晶体管并在第一存储节点处彼此耦合的第一对晶体管。 当所述输入信号从所述第二信号电平转换到所述第一信号电平时,耦合到所述第一电路的第二电路将所述第一存储节点的状态改变为(i)第一信号电平之一,以及(ii)第三信号电平, 输入信号从第二信号电平转换到第三信号电平。