会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 28. 发明授权
    • Dual-metal CMOS transistors with tunable gate electrode work function and method of making the same
    • 具有可调栅电极功能的双金属CMOS晶体管及其制作方法
    • US07078278B2
    • 2006-07-18
    • US10833073
    • 2004-04-28
    • James PanMing-Ren Lin
    • James PanMing-Ren Lin
    • H01L28/80
    • H01L21/823835H01L21/28097H01L21/823842
    • A dual-metal CMOS arrangement and method of making the same provides a substrate and a plurality of NMOS devices and PMOS devices formed on the substrate. Each of the plurality of NMOS devices and PMOS devices have gate electrodes. Each NMOS gate electrode includes a first silicide region on the substrate and a first metal region on the first silicide region. The first silicide region of the NMOS gate electrode consists of a first silicide having a work function that is close to the conduction band of silicon. Each of the PMOS gate electrodes includes a second silicide region on the substrate and a second metal region on the second silicide region. The second silicide region of the PMOS gate electrode consists of a second silicide having a work function that is close to the valence band of silicon.
    • 双金属CMOS布置及其制造方法提供了形成在衬底上的衬底和多个NMOS器件和PMOS器件。 多个NMOS器件和PMOS器件中的每一个具有栅电极。 每个NMOS栅极包括衬底上的第一硅化物区域和第一硅化物区域上的第一金属区域。 NMOS栅电极的第一硅化物区域由具有接近硅导带的功函数的第一硅化物组成。 每个PMOS栅极电极包括衬底上的第二硅化物区域和第二硅化物区域上的第二金属区域。 PMOS栅电极的第二硅化物区域由具有接近硅的价带的功函数的第二硅化物组成。
    • 30. 发明授权
    • Dual metal CMOS transistors with silicon-metal-silicon stacked gate electrode
    • 双金属CMOS晶体管与硅 - 金属硅堆叠栅电极
    • US07018887B1
    • 2006-03-28
    • US10788281
    • 2004-03-01
    • James Pan
    • James Pan
    • H01L21/8238
    • H01L21/823842
    • A method of forming dual metal CMOS transistors includes forming a first silicon layer on a gate dielectric layer provided on a substrate. A first metal layer is formed on the NMOS device areas. A second metal layer is formed on the PMOS device areas. These first and second metal layers consist of different metals. A second silicon layer is deposited on the first and second metal layers. A dry etching technique is performed to etch the second silicon layer, the first and second metal layers, and the first silicon layer. The dry etching stops on the gate dielectric layer, thereby forming gate electrodes. The first and second metal layers are reacted with the first and second silicon layers to form suicides in the gate electrodes.
    • 形成双金属CMOS晶体管的方法包括在设置在基板上的栅介质层上形成第一硅层。 在NMOS器件区域上形成第一金属层。 在PMOS器件区域上形成第二金属层。 这些第一和第二金属层由不同的金属组成。 第二硅层沉积在第一和第二金属层上。 执行干蚀刻技术以蚀刻第二硅层,第一和第二金属层以及第一硅层。 干蚀刻停止在栅介质层上,从而形成栅电极。 第一和第二金属层与第一和第二硅层反应,以在栅电极中形成自杀。