专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US06897691B2 Phase locked loop with low steady state phase errors and calibration circuit for the same 有权
标题翻译：具有低稳态相位误差的锁相环和相同的校准电路
公开(公告)号：US06897691B2
公开(公告)日：2005-05-24
申请号：US10437906
申请日：2003-05-15
申请人： Chih-Cheng Chen , Tse-Hsiang Hsu
发明人： Chih-Cheng Chen , Tse-Hsiang Hsu
IPC分类号： H03L7/081 , H03L7/089 , H03L7/18 , H03L7/00
CPC分类号： H03L7/0891 , H03L7/081 , H03L7/18
摘要： A phase locked loop (PLL) with low steady state phase errors utilizes a delay unit to delay an input signal or a reference clock so as to lower the steady state phase errors of the PLL. A calibration circuit is used to adjust the delay time of the delay unit and includes a signal generator for generating a simulation input signal and a simulation reference clock according to a phase locked clock; a delay unit for delaying the simulation reference clock and generating a delayed reference clock; a phase detector for detecting the phase error between the simulation input signal and the delayed reference clock and generating charge control signals; a charge pump and an integrator for generating an error voltage according to the charge control signals; a delay time control unit for adjusting the delay time of the delay unit according to the error voltage; and a voltage control oscillator for generating the oscillation clock according to a reference control voltage.
摘要翻译：具有低稳态相位误差的锁相环（PLL）利用延迟单元来延迟输入信号或参考时钟，以降低PLL的稳态相位误差。校准电路用于调整延迟单元的延迟时间，并包括用于根据锁相时钟产生模拟输入信号和模拟参考时钟的信号发生器; 延迟单元，用于延迟模拟参考时钟并产生延迟的参考时钟; 相位检测器，用于检测模拟输入信号和延迟的参考时钟之间的相位误差，并产生电荷控制信号; 电荷泵和用于根据充电控制信号产生误差电压的积分器; 延迟时间控制单元，用于根据误差电压调整延迟单元的延迟时间; 以及用于根据参考控制电压产生振荡时钟的电压控制振荡器。

22. 发明授权

US06850102B2 Apparatus for calibrating a charge pump and method therefor 失效
标题翻译：用于校准电荷泵的装置及其方法
公开(公告)号：US06850102B2
公开(公告)日：2005-02-01
申请号：US10253650
申请日：2002-09-25
申请人： Tse-Hsiang Hsu , Chih-Cheng Chen
发明人： Tse-Hsiang Hsu , Chih-Cheng Chen
IPC分类号： H03L7/089 , H03L7/18 , H03L7/06
CPC分类号： H03L7/0895 , H03L7/18
摘要： A signal calibration apparatus of a charge pump minimizes a current from the charge pump. The signal calibration apparatus includes a detecting circuit, a current adjusting circuit, and a calibrating circuit, wherein the detecting circuit is coupled to the charge pump for outputting a detecting signal according to the direction and magnitude of the current, the current adjusting circuit is coupled to the detecting circuit for outputting a calibrating signal according to the polarity and magnitude of the slew rate for the detection signal; and the calibrating circuit, which consists of a first calibration current source and a second calibration current source, is respectively coupled to the charge pump and the current adjusting circuit for adjusting the first current and the second current by outputting a first calibrating current and second calibrating current to the charge pump.
摘要翻译：电荷泵的信号校准装置使来自电荷泵的电流最小化。信号校准装置包括检测电路，电流调节电路和校准电路，其中检测电路耦合到电荷泵，用于根据电流的方向和幅度输出检测信号，电流调节电路耦合检测电路，用于根据检测信号的转换速率的极性和大小输出校准信号; 并且由第一校准电流源和第二校准电流源组成的校准电路分别耦合到电荷泵和电流调节电路，用于通过输出第一校准电流和第二校准电流来调节第一电流和第二电流电流到电荷泵。

23. 发明申请

US20130008882A1 MOUSE WARMER 审中-公开
标题翻译：鼠标加热器
公开(公告)号：US20130008882A1
公开(公告)日：2013-01-10
申请号：US13177544
申请日：2011-07-06
申请人： Yu-Hsiang Hu , Chih-Cheng Chen
发明人： Yu-Hsiang Hu , Chih-Cheng Chen
IPC分类号： H05B1/00
CPC分类号： H05B3/20
摘要： A mouse warmer includes a mouse electrically connectable to a computer for cursor control and having a housing configured for the grasping of a hand of a user, and an electrical heater mounted in the housing for generating heat to warm the user's hand holding the housing.
摘要翻译：鼠标加热器包括可电连接到用于光标控制的计算机的鼠标，并且具有构造成用于抓住用户的手的壳体，以及安装在壳体中的电加热器，用于产生热量以加热用户握住壳体的手。

24. 发明授权

US07997912B2 Three-dimensional connector for a coordinate input device 有权
标题翻译：用于坐标输入设备的三维连接器
公开(公告)号：US07997912B2
公开(公告)日：2011-08-16
申请号：US12793379
申请日：2010-06-03
申请人： Chih-Cheng Chen
发明人： Chih-Cheng Chen
IPC分类号： H01R13/44
CPC分类号： H01R12/62 , H01R12/58 , H01R12/65 , H05K1/118 , H05K3/0058 , H05K2201/0397 , H05K2201/048 , H05K2201/10303 , H05K2201/1059
摘要： A three-dimensional connector, which is used by a coordinate input device of a touch pad, has a flat conductor cable with an end being connected to the touch pad and another end forming a soldered conductive contact head perpendicular to the flat conductor cable to pass through a support to shorten a length of said conductor cable and enhance electro-conductibility of the connector.
摘要翻译：由触摸板的坐标输入装置使用的三维连接器具有扁平导体电缆，其端部连接到触摸板，另一端形成垂直于扁平导体电缆的焊接导电接触头以通过通过支撑件缩短所述导体电缆的长度并增强连接器的导电性。

25. 发明授权

US07598039B2 Treatment of insulin resistance 失效
标题翻译：治疗胰岛素抵抗
公开(公告)号：US07598039B2
公开(公告)日：2009-10-06
申请号：US11668952
申请日：2007-01-30
申请人： Chih-Cheng Chen , Shyh-Jer Huang , Yi-Wen Lin
发明人： Chih-Cheng Chen , Shyh-Jer Huang , Yi-Wen Lin
IPC分类号： C12Q1/68
CPC分类号： G01N33/5035 , A61K31/7052 , A61K48/00 , G01N33/5044 , G01N33/6872 , G01N2800/042
摘要： Disclosed are a method of for treating insulin resistance and a method identifying a compound for treating insulin resistance.
摘要翻译：公开了一种治疗胰岛素抵抗的方法，以及鉴定用于治疗胰岛素抵抗的化合物的方法。

26. 发明授权

US07263154B2 Method and apparatus for enabling fast clock phase locking in a phase-locked loop 有权
标题翻译：用于在锁相环中实现快速时钟相位锁定的方法和装置
公开(公告)号：US07263154B2
公开(公告)日：2007-08-28
申请号：US10680636
申请日：2003-10-07
申请人： Tse-Hsiang Hsu , Ding-Jen Liu , Jong-Woei Chen , Chih-Cheng Chen
发明人： Tse-Hsiang Hsu , Ding-Jen Liu , Jong-Woei Chen , Chih-Cheng Chen
IPC分类号： H03D1/24 , H03L7/06
CPC分类号： G11B20/10009 , G11B27/3027 , G11B2220/216 , G11B2220/2575 , H03L7/081 , H03L7/10
摘要： In a method and apparatus for enabling fast clock phase locking in a phase-locked loop, a sampling clock generator generates sampling clock signals in response to an oscillator output of the phase-locked loop. A detector unit samples an input digital signal to the phase-locked loop at clock edges of the sampling clock signals to obtain multiple sampling points of the input digital signal, and compares logic levels of each temporally adjacent pair of the sampling points to detect presence of a logic level transition in the input digital signal. A selector unit is controlled by the detector unit to select one of the sampling clock signals, which has one of the clock edges thereof defining an interval that was detected to have occurrence of the logic level transition in the input digital signal, and which is subsequently provided to the phase-locked loop as an input phase-locking clock signal.
摘要翻译：在用于在锁相环中实现快速时钟相位锁定的方法和装置中，采样时钟发生器响应于锁相环的振荡器输出产生采样时钟信号。检测器单元在采样时钟信号的时钟边沿将输入数字信号采样到锁相环，以获得输入数字信号的多个采样点，并且比较每个时间上相邻的采样点对的逻辑电平，以检测输入数字信号中的逻辑电平转换。选择器单元由检测器单元控制，以选择一个采样时钟信号，其中一个采样时钟信号的时钟边沿之一限定了被检测为在输入数字信号中出现逻辑电平转换的间隔，随后提供给锁相环作为输入锁相时钟信号。

27. 发明授权

US06998891B2 Apparatus for calibrating a charge pump and method therefor 有权
标题翻译：用于校准电荷泵的装置及其方法
公开(公告)号：US06998891B2
公开(公告)日：2006-02-14
申请号：US11010420
申请日：2004-12-14
申请人： Tse-Hsiang Hsu , Chih-Cheng Chen
发明人： Tse-Hsiang Hsu , Chih-Cheng Chen
IPC分类号： H03L7/06
CPC分类号： H03L7/0895 , H03L7/18
摘要： A signal calibration apparatus of a charge pump minimizes a current from the charge pump. The signal calibration apparatus includes a detecting circuit, a current adjusting circuit, and a calibrating circuit, wherein the detecting circuit is coupled to the charge pump for outputting a detecting signal according to the direction and magnitude of the current, the current adjusting circuit is coupled to the detecting circuit for outputting a calibrating signal according to the polarity and magnitude of the slew rate of the detecting signal; and the calibrating circuit, which consists of a first calibration current source and a second calibration current source, is respectively coupled to the charge pump and the current adjusting circuit for adjusting the first current and the second current by outputting a first calibrating current and second calibrating current to the charge pump.
摘要翻译：电荷泵的信号校准装置使来自电荷泵的电流最小化。信号校准装置包括检测电路，电流调节电路和校准电路，其中检测电路耦合到电荷泵，用于根据电流的方向和幅度输出检测信号，电流调节电路耦合检测电路，用于根据检测信号的转换速率的极性和大小输出校准信号; 并且由第一校准电流源和第二校准电流源组成的校准电路分别耦合到电荷泵和电流调节电路，用于通过输出第一校准电流和第二校准电流来调节第一电流和第二电流电流到电荷泵。

28. 发明申请

US20050122875A1 Apparatus and method for optical disk drive signal processing 审中-公开
标题翻译：用于光盘驱动器信号处理的装置和方法
公开(公告)号：US20050122875A1
公开(公告)日：2005-06-09
申请号：US11000945
申请日：2004-12-02
申请人： Chia-Hua Chou , Chih-Cheng Chen , Tse-Hsiang Hsu
发明人： Chia-Hua Chou , Chih-Cheng Chen , Tse-Hsiang Hsu
IPC分类号： G11B5/09 , G11B7/005 , G11B7/007 , G11B20/00 , G11B20/10
CPC分类号： G11B20/10 , G11B7/0053 , G11B7/00736 , G11B7/00745 , G11B7/24082
摘要： The present invention describes an apparatus and method for optical disk drive signal processing. For improving the bandwidth for signal transmitting between an optical disk drive (ODD) controller and an optical pick-up unit (OPU) via a flexible cable, a physical address pre-processing unit is mounted on the optical pick-up unit of a Optical disk drive. The long settling time problem conventionally due to a voltage change in the writing process can be resolved. The apparatus and method extract the physical address in the high-writing process of the Optical disk drive.
摘要翻译：本发明描述了一种用于光盘驱动信号处理的装置和方法。为了通过柔性电缆提高光盘驱动器（ODD）控制器和光拾取单元（OPU）之间信号传输的带宽，物理地址预处理单元安装在光学拾取单元磁盘驱动器。可以解决通常由于写入处理中的电压变化导致的长的建立时间问题。该设备和方法在光盘驱动器的高写入过程中提取物理地址。

29. 发明授权

US06229744B1 Semiconductor memory device with function of equalizing voltage of dataline pair 有权
标题翻译：具有均衡数据线对电压功能的半导体存储器件
公开(公告)号：US06229744B1
公开(公告)日：2001-05-08
申请号：US09429402
申请日：1999-10-28
申请人： Chuan-Cheng Hsiao , Chih-Cheng Chen , Hon-Shing Lau
发明人： Chuan-Cheng Hsiao , Chih-Cheng Chen , Hon-Shing Lau
IPC分类号： G11C700
CPC分类号： G11C7/1048
摘要： A semiconductor memory device with a function of equalizing voltages of dataline pair. After turning off the word line and before turning on the equalization means, the datalines are precharged and discharged to a supplied voltage and ground, respectively. Using the theory of uniform distribution of charges, the datalines are equalized into VCC/2, that is, a half of the source supply voltage. The interference on a weak voltage VCC/2 generator within the equalization means during the equalization mode is thus avoided. The equalization of voltages on the dataline pair can be achieved within a transient cycle. Complete data can thus be written or read before the next command is given.
摘要翻译：具有均衡数据线对电压的功能的半导体存储器件。在关闭字线之后，并且在打开均衡装置之前，数据线被预先充电并分别放电到所提供的电压和接地。使用电荷均匀分布理论，将数据量均衡为VCC / 2，即源电源电压的一半。因此避免了在均衡模式期间对均衡装置内的弱电压VCC / 2发生器的干扰。数据线对上的电压均衡可以在瞬态周期内实现。因此，在给出下一个命令之前，可以写入或读取完整的数据。

30. 发明授权

US08653438B2 Optical inputting module of an electronic device for sensing movement of object and its light source unit 有权
标题翻译：用于感测物体及其光源单元的移动的电子设备的光学输入模块
公开(公告)号：US08653438B2
公开(公告)日：2014-02-18
申请号：US13239353
申请日：2011-09-21
申请人： Chih-Cheng Chen , Jin-Shan Pan
发明人： Chih-Cheng Chen , Jin-Shan Pan
IPC分类号： H01J40/14
CPC分类号： G06F3/03547 , G06F3/0421
摘要： A light source unit is disclosed for arranging on a plane and emitting a light beam oblique to the plane. The light source unit includes an illuminant element and a transparent encapsulator. The illuminant element has an upper surface and a lower surface both parallel to the plane. The transparent encapsulator physically contacts with the illuminant element and at least covers the upper surface of the illuminant element. The transparent encapsulator has an oblique surface above the upper surface and oblique to the upper surface. In addition, an optical inputting module having the light source unit mentioned above is disclosed.
摘要翻译：公开了一种用于在平面上布置并且发射与该平面相反的光束的光源单元。光源单元包括光源元件和透明封装器。光源元件具有平行于平面的上表面和下表面。透明封装器与光源元件物理接触并且至少覆盖发光元件的上表面。透明封装体在上表面上方具有倾斜表面并且倾斜于上表面。此外，公开了具有上述光源单元的光学输入模块。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式