会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明申请
    • METHOD FOR GENERATING ONE-TIME PASSWORD
    • 生成一次性密码的方法
    • US20090210720A1
    • 2009-08-20
    • US12173824
    • 2008-07-16
    • Chih-Cheng ChenChi-Hsing TsengTzung-Hsi Lin
    • Chih-Cheng ChenChi-Hsing TsengTzung-Hsi Lin
    • H04L9/06
    • G06F21/46
    • A method for generating a one-time password (OTP) by using software only is provided. The method is suitable for generating a common dynamic password in a first electronic device and a second electronic device. First, an initial number is provided to the first electronic device and the second electronic devices. Then, a value is generated, encrypted into a transmission value according to the initial number, and transmitted to the second electronic device by the first electronic device. Next, the transmission value is decrypted by the second electronic device according to the initial number to obtain the value. Finally, a dynamic password is respectively generated in the first electronic device and the second electronic device according to the initial number and the value. Thereby, an OTP system is constituted.
    • 提供了仅使用软件生成一次性密码(OTP)的方法。 该方法适用于在第一电子设备和第二电子设备中生成公共动态密码。 首先,向第一电子设备和第二电子设备提供初始数字。 然后,根据初始号码生成加密为传输值的值,并由第一电子设备发送到第二电子设备。 接下来,通过第二电子设备根据初始号码对发送值进行解密,得到该值。 最后,根据初始号码和数值分别在第一电子设备和第二电子设备中生成动态密码。 由此,构成了OTP系统。
    • 7. 发明授权
    • Method and apparatus for enabling fast clock phase locking in a phase-locked loop
    • 用于在锁相环中实现快速时钟相位锁定的方法和装置
    • US07263154B2
    • 2007-08-28
    • US10680636
    • 2003-10-07
    • Tse-Hsiang HsuDing-Jen LiuJong-Woei ChenChih-Cheng Chen
    • Tse-Hsiang HsuDing-Jen LiuJong-Woei ChenChih-Cheng Chen
    • H03D1/24H03L7/06
    • G11B20/10009G11B27/3027G11B2220/216G11B2220/2575H03L7/081H03L7/10
    • In a method and apparatus for enabling fast clock phase locking in a phase-locked loop, a sampling clock generator generates sampling clock signals in response to an oscillator output of the phase-locked loop. A detector unit samples an input digital signal to the phase-locked loop at clock edges of the sampling clock signals to obtain multiple sampling points of the input digital signal, and compares logic levels of each temporally adjacent pair of the sampling points to detect presence of a logic level transition in the input digital signal. A selector unit is controlled by the detector unit to select one of the sampling clock signals, which has one of the clock edges thereof defining an interval that was detected to have occurrence of the logic level transition in the input digital signal, and which is subsequently provided to the phase-locked loop as an input phase-locking clock signal.
    • 在用于在锁相环中实现快速时钟相位锁定的方法和装置中,采样时钟发生器响应于锁相环的振荡器输出产生采样时钟信号。 检测器单元在采样时钟信号的时钟边沿将输入数字信号采样到锁相环,以获得输入数字信号的多个采样点,并且比较每个时间上相邻的采样点对的逻辑电平,以检测 输入数字信号中的逻辑电平转换。 选择器单元由检测器单元控制,以选择一个采样时钟信号,其中一个采样时钟信号的时钟边沿之一限定了被检测为在输入数字信号中出现逻辑电平转换的间隔,随后 提供给锁相环作为输入锁相时钟信号。
    • 8. 发明授权
    • Apparatus for calibrating a charge pump and method therefor
    • 用于校准电荷泵的装置及其方法
    • US06998891B2
    • 2006-02-14
    • US11010420
    • 2004-12-14
    • Tse-Hsiang HsuChih-Cheng Chen
    • Tse-Hsiang HsuChih-Cheng Chen
    • H03L7/06
    • H03L7/0895H03L7/18
    • A signal calibration apparatus of a charge pump minimizes a current from the charge pump. The signal calibration apparatus includes a detecting circuit, a current adjusting circuit, and a calibrating circuit, wherein the detecting circuit is coupled to the charge pump for outputting a detecting signal according to the direction and magnitude of the current, the current adjusting circuit is coupled to the detecting circuit for outputting a calibrating signal according to the polarity and magnitude of the slew rate of the detecting signal; and the calibrating circuit, which consists of a first calibration current source and a second calibration current source, is respectively coupled to the charge pump and the current adjusting circuit for adjusting the first current and the second current by outputting a first calibrating current and second calibrating current to the charge pump.
    • 电荷泵的信号校准装置使来自电荷泵的电流最小化。 信号校准装置包括检测电路,电流调节电路和校准电路,其中检测电路耦合到电荷泵,用于根据电流的方向和幅度输出检测信号,电流调节电路耦合 检测电路,用于根据检测信号的转换速率的极性和大小输出校准信号; 并且由第一校准电流源和第二校准电流源组成的校准电路分别耦合到电荷泵和电流调节电路,用于通过输出第一校准电流和第二校准电流来调节第一电流和第二电流 电流到电荷泵。
    • 10. 发明授权
    • Semiconductor memory device with function of equalizing voltage of dataline pair
    • 具有均衡数据线对电压功能的半导体存储器件
    • US06229744B1
    • 2001-05-08
    • US09429402
    • 1999-10-28
    • Chuan-Cheng HsiaoChih-Cheng ChenHon-Shing Lau
    • Chuan-Cheng HsiaoChih-Cheng ChenHon-Shing Lau
    • G11C700
    • G11C7/1048
    • A semiconductor memory device with a function of equalizing voltages of dataline pair. After turning off the word line and before turning on the equalization means, the datalines are precharged and discharged to a supplied voltage and ground, respectively. Using the theory of uniform distribution of charges, the datalines are equalized into VCC/2, that is, a half of the source supply voltage. The interference on a weak voltage VCC/2 generator within the equalization means during the equalization mode is thus avoided. The equalization of voltages on the dataline pair can be achieved within a transient cycle. Complete data can thus be written or read before the next command is given.
    • 具有均衡数据线对电压的功能的半导体存储器件。 在关闭字线之后,并且在打开均衡装置之前,数据线被预先充电并分别放电到所提供的电压和接地。 使用电荷均匀分布理论,将数据量均衡为VCC / 2,即源电源电压的一半。 因此避免了在均衡模式期间对均衡装置内的弱电压VCC / 2发生器的干扰。 数据线对上的电压均衡可以在瞬态周期内实现。 因此,在给出下一个命令之前,可以写入或读取完整的数据。