会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明授权
    • Track and hold circuit and related receiving device with track and hold circuit employed therein
    • 跟踪和保持电路及其中使用的跟踪和保持电路的相关接收设备
    • US08575970B2
    • 2013-11-05
    • US12695164
    • 2010-01-28
    • Hung-Chieh TsaiYu-Hsin LinChi-Lun LoJong-Woei Chen
    • Hung-Chieh TsaiYu-Hsin LinChi-Lun LoJong-Woei Chen
    • H03K17/00
    • H03G3/3052H03G1/0088
    • An operational circuit includes: a gain control circuit arranged to provide a gain value upon an input signal according to a set of control signals, wherein the gain control circuit includes a first resistor-based network and a second resistor-based network; an operational amplifier coupled to the gain control circuit and arranged to generate an output signal according to the input signal and the gain value; and a first capacitor coupled to the operational amplifier and arranged to hold the output signal between a first input terminal and a first output terminal of the operational amplifier, wherein when the operational circuit is operating, a first terminal of the first capacitor is consistently coupled to the first input terminal of the operational amplifier, and a second terminal of the first capacitor is consistently coupled to the first output terminal of the operational amplifier.
    • 运算电路包括:增益控制电路,被配置为根据一组控制信号在输入信号上提供增益值,其中所述增益控制电路包括第一电阻器网络和第二电阻器网络; 运算放大器,耦合到所述增益控制电路并被布置成根据所述输入信号和所述增益值产生输出信号; 以及耦合到所述运算放大器并被布置成将所述输出信号保持在所述运算放大器的第一输入端和所述第一输出端之间的第一电容器,其中当所述运算电路运行时,所述第一电容器的第一端始终耦合到 运算放大器的第一输入端和第一电容器的第二端一致地耦合到运算放大器的第一输出端。
    • 13. 发明授权
    • Buffering circuit
    • 缓冲电路
    • US07759977B1
    • 2010-07-20
    • US12480669
    • 2009-06-08
    • Hung-Chieh TsaiYu-Hsin LinJong-Woei Chen
    • Hung-Chieh TsaiYu-Hsin LinJong-Woei Chen
    • H03K19/094
    • H03K19/018521
    • A buffering circuit includes: a first transistor having a gate terminal coupled to an input signal for buffering the input signal to generate an output signal under an operating current, a second transistor cascoded with the first transistor for generating the operating current for the first transistor according to a control signal at a gate terminal of the second transistor, and a control circuit having a first terminal coupled to the gate terminal of the first transistor and a second terminal coupled to a reference source. The control circuit adjusts the control signal according to the input signal and the reference source, wherein when a voltage level of the input signal varies, the control circuit is arranged to adjust a voltage level of the control signal such that the adjusted voltage level of the control signal varies inversely proportional to the varied voltage level of the input signal.
    • 缓冲电路包括:第一晶体管,其具有耦合到输入信号的栅极端子,用于缓冲输入信号以在工作电流下产生输出信号;与第一晶体管级联的第二晶体管,用于产生用于第一晶体管的工作电流, 涉及在第二晶体管的栅极端子处的控制信号,以及具有耦合到第一晶体管的栅极端子的第一端子和耦合到参考源的第二端子的控制电路。 控制电路根据输入信号和参考源调节控制信号,其中当输入信号的电压电平变化时,控制电路被布置成调节控制信号的电压电平,使得调节的电压电平 控制信号与输入信号的变化电压电平成反比变化。