专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20090249154A1 DATA TRANSFER APPARTUS AND DATA TRANSFER CONTROL METHOD 失效
标题翻译：数据传输协议和数据传输控制方法
公开(公告)号：US20090249154A1
公开(公告)日：2009-10-01
申请号：US12412798
申请日：2009-03-27
申请人： Takatsugu Sasaki
发明人： Takatsugu Sasaki
IPC分类号： H04L1/08 , G06F11/14
CPC分类号： H04L1/1829 , H04L1/1867 , H04L1/243
摘要： A data transfer apparatus in which, in a failure state such that an error packet is received at a reception end, the error packet is returned and is recorded in the transmission end, the error packet is analyzed and an error bit is identified at the transmission end, and data transmission/reception units are initialized and restarted in order to recover from the failure state.
摘要翻译：一种数据传送装置，其中，在接收端接收到错误分组的故障状态下，返回错误分组并将其记录在发送端，分析错误分组并在传输时识别出错误比特结束，并且数据发送/接收单元被初始化并重新启动，以便从故障状态恢复。

12. 发明授权

US08549366B2 Memory refreshing circuit and method for memory refresh 失效
标题翻译：内存刷新电路和内存刷新方法
公开(公告)号：US08549366B2
公开(公告)日：2013-10-01
申请号：US12683059
申请日：2010-01-06
申请人： Masanori Higeta , Kenji Suzuki , Takatsugu Sasaki
发明人： Masanori Higeta , Kenji Suzuki , Takatsugu Sasaki
IPC分类号： G06F11/00 , G11C29/00
CPC分类号： G11C11/406 , G06F11/106 , G11C11/401 , G11C29/028 , G11C29/50016 , G11C29/52 , G11C2029/0409 , G11C2211/4061
摘要： The optimization of a refresh cycle is carried out in harmony with the error occurrence state in the memory with the presence of a normal patrol controlling section controlling a normal patrol operation that patrols the memory; an additional patrol controlling section controlling an additional patrol operation that patrols, if a first error in the memory is detected during the normal patrol operation, an error occurring area in which the first error occurs and which is included in the memory; a measuring section (15) measuring, if a second error is detected in the error occurring area during the additional patrol operation, an error frequency representing information of error in the error occurring area; and a refresh cycle adjusting section adjusting the refresh cycle in accordance with the error frequency measured by the measuring section.
摘要翻译：刷新周期的优化与存储器中的错误发生状态相一致地执行，存在正常巡视控制部分，其控制巡视存储器的正常巡视操作; 如果在正常巡视操作期间检测到存储器中的第一错误，则发生第一错误并且包括在存储器中的错误发生区域的附加巡检控制部分，其控制附加巡视操作，测量部分，测量在所述附加巡视操作期间在所述错误发生区域中检测到第二误差的误差频率，所述误差频率表示所述错误发生区域中的误差信息; 以及刷新周期调整部，其根据由测量部测量的误差频率来调整刷新周期。

13. 发明申请

US20090204752A1 MEMORY DEVICE AND REFRESH ADJUSTING METHOD 失效
标题翻译：存储器件和刷新调整方法
公开(公告)号：US20090204752A1
公开(公告)日：2009-08-13
申请号：US12425756
申请日：2009-04-17
申请人： Takatsugu Sasaki
发明人： Takatsugu Sasaki
IPC分类号： H03M13/05 , G06F12/02 , G06F11/10
CPC分类号： G11C11/406 , G06F11/106 , G11C2211/4062
摘要： When a single error of data is detected by an ECC circuit, a cycle adjusting unit provided on a memory board shortens a refresh cycle T1 of a refresh request generating unit to T2 and causes a patrol controlling unit to intensively carry out an error patrol of an error-occurred address at a cycle T3, which is slightly longer than the changed refresh cycle T2. If an error is not detected for more than a predetermined period of time after the error patrol is started, the error patrol is stopped.Furthermore, if a single error is not detected for more than a predetermined period of time after the error patrol is stopped, the shortening of the refresh cycle is cancelled and returned to the original cycle.
摘要翻译：当由ECC电路检测到数据的单个错误时，设置在存储器板上的循环调整单元将刷新请求生成单元的刷新周期T1缩短到T2，并使巡视控制单元集中地执行错误巡检在周期T3的错误发生的地址，其比改变的刷新周期T2稍长。如果在错误巡视开始之后没有检测到超过预定时间段的错误，则错误巡视停止。此外，如果在错误巡视停止之后没有检测到多个预定时间段的单个错误，则刷新周期的缩短被取消并返回到原始周期。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式