会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 13. 发明授权
    • Switchable phase locked loop and method for the operation of a switchable phase locked loop
    • 可切换的锁相环和可切换锁相环的操作方法
    • US07622966B2
    • 2009-11-24
    • US11751871
    • 2007-05-22
    • Heinz Werker
    • Heinz Werker
    • H03L7/06
    • H03L7/22H03L7/0814H03L7/087H03L7/091H03L7/10
    • The invention relates to a phase locked loop or “PLL” (12) and a method for the operation of a PLL (12), wherein a controllable oscillator (DCO) generates an output signal (CKout) and can be switched over between a first clock signal (CKin1 or CKin2) and a second clock signal (CKin2 or CKin1) for use as the input clock signal of the PLL (12). According to the invention, for the clock signal (CKin1 or CKin2) currently being used to generate the output signal (CKout), a phase difference between this clock signal and the output signal (CKout) is determined and used for the control of the oscillator (DCO), whereas for the clock signal (CKin2 or CKin1) currently not being used to generate the output signal (CKout), its frequency difference with respect to the output signal (CKout) is determined and stored and continuously updated and provided for the control of the oscillator (DCO) after the switch-over to this clock signal previously not being used. The PLL output signal (CKout) can thus follow more quickly any switch-over-related frequency change of the clock signal being used.
    • 本发明涉及一种锁相环或“PLL”(12)和一种用于操作PLL(12)的方法,其中可控振荡器(DCO)产生输出信号(CKout),并且可以在第一 时钟信号(CKin1或CKin2)和第二时钟信号(CKin2或CKin1),用作PLL(12)的输入时钟信号。 根据本发明,对于当前用于产生输出信号(CKout)的时钟信号(CKin1或CKin2),该时钟信号和输出信号(CKout)之间的相位差被确定并用于振荡器的控制 (DCO),而对于当前未被用于产生输出信号(CKout)的时钟信号(CKin2或CKin1),其相对于输出信号(CKout)的频率差被确定并存储并连续更新并提供给 切换到此时钟信号之前的振荡器(DCO)的控制以前未被使用。 因此,PLL输出信号(CKout)可以更快速地跟踪正在使用的时钟信号的任何切换相关的频率变化。
    • 14. 发明授权
    • Low jitter analog-digital locker loop with lock detection circuit
    • 具有锁定检测电路的低抖动模拟数字储物柜回路
    • US06747495B1
    • 2004-06-08
    • US09889260
    • 2002-01-03
    • Siegfried HartHeinz Werker
    • Siegfried HartHeinz Werker
    • H03L706
    • G06F1/00H03K5/13H03L7/06H03L7/087H03L7/093H03L7/095H03L7/099Y10S331/02
    • A digital phase detector compares the output clock signal of the oscillator with the reference clock signal, an analog phase detector, and a lock detection circuit connected to a digital phase detector and an analog phase detector for avoiding a phase quantization error. The lock detection circuit activates the analog phase detector to run simultaneously with a digital phase detector if the phase error is zero. The activated analog phase detector regulates the output clock signal of the digitally controllable oscillator in a continuously variable manner until the respective clock signal edges of the output clock signal and the reference clock signal are fully synchronous. The lock detection circuit deactivates the analog phase detector and continuously checks and regulates the digital phase detector until the phase error between the output clock signal and the reference clock signal is zero.
    • 数字相位检测器将振荡器的输出时钟信号与参考时钟信号,模拟相位检测器和连接到数字相位检测器和模拟相位检测器的锁定检测电路进行比较,以避免相位量化误差。 如果相位误差为零,锁定检测电路激活模拟相位检测器与数字相位检测器同时运行。 激活的模拟相位检测器以连续可变的方式调节数字可控振荡器的输出时钟信号,直到输出时钟信号和参考时钟信号的各个时钟信号边沿完全同步。 锁定检测电路停用模拟相位检测器,并连续检查和调节数字相位检测器,直到输出时钟信号和参考时钟信号之间的相位误差为零。