专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US08566576B2 Run-ahead approximated computations 失效
标题翻译：超前近似计算
公开(公告)号：US08566576B2
公开(公告)日：2013-10-22
申请号：US13468064
申请日：2012-05-10
申请人： Christopher J. Craik , H. Peter Hofstee , Damir A. Jamsek , Jian Li
发明人： Christopher J. Craik , H. Peter Hofstee , Damir A. Jamsek , Jian Li
IPC分类号： G06F1/24 , G06F9/00
CPC分类号： G06F9/5066
摘要： Mechanisms are provided for performing approximate run-ahead computations. A first group of compute engines is selected to execute full computations on a full set of input data. A second group of compute engines is selected to execute computations on a sampled subset of the input data. A third group of compute engines is selected to compute a difference in computation results between first computation results generated by the first group of compute engines and second computation results generated by the second group of compute engines. The second group of compute engines is reconfigured based on the difference generated by the third group of compute engines.
摘要翻译：提供了执行近似预测计算的机制。选择第一组计算引擎来对完整的输入数据集执行完全计算。选择第二组计算引擎来对输入数据的采样子集执行计算。选择第三组计算引擎以计算由第一组计算引擎生成的第一计算结果与由第二组计算引擎生成的第二计算结果之间的计算结果的差异。基于由第三组计算引擎产生的差异来重新配置第二组计算引擎。

12. 发明授权

US08438658B2 Providing sealed storage in a data processing device 失效
标题翻译：在数据处理设备中提供密封存储
公开(公告)号：US08438658B2
公开(公告)日：2013-05-07
申请号：US11345923
申请日：2006-02-02
申请人： H. Peter Hofstee , Kanna Shimizu
发明人： H. Peter Hofstee , Kanna Shimizu
IPC分类号： G06F17/30 , G06F7/04 , H04N7/16
CPC分类号： G06F21/57 , G06F21/6227 , G06Q20/3674 , H04L9/0897 , H04L9/32 , H04L2209/80
摘要： Mechanisms that provide a sealed storage in a data processing device are provided. Processors of the data processing device may operate in a hardware isolation mode which allows a process to execute in an isolated environment on a processor and associated memory thereby being protected from access by other elements of the data processing device. In addition, a hardware controlled authentication and decryption mechanism is provided that is based on a hardware core key. These two features are tied together such that authentication occurs every time the isolation mode is entered. Based on the core key, which is only accessible from the hardware when in isolation mode, a chain of trust is generated by providing authentication keys for authenticating a next piece of software in the chain, in each piece of software that must be loaded, starting with the core key.
摘要翻译：提供了在数据处理设备中提供密封存储的机制。数据处理设备的处理器可以以硬件隔离模式操作，其允许过程在处理器和相关联的存储器上的隔离环境中执行，从而被数据处理设备的其他元件保护免受其访问。另外，提供了基于硬件核心密钥的硬件控制的认证和解密机制。这两个功能被绑在一起，以便每次输入隔离模式时都会进行身份验证。基于核心密钥，只有在隔离模式下才可以从硬件访问，通过提供用于认证链中的下一个软件的认证密钥，在必须加载的每个软件中，产生一个信任链，启动与核心关键。

13. 发明申请

US20120110348A1 Secure Page Tables in Multiprocessor Environments 审中-公开
标题翻译：多处理器环境中的安全页表
公开(公告)号：US20120110348A1
公开(公告)日：2012-05-03
申请号：US12917092
申请日：2010-11-01
申请人： H. Peter Hofstee , Brian Flachs , Charles R. Johns
发明人： H. Peter Hofstee , Brian Flachs , Charles R. Johns
IPC分类号： G06F12/10 , G06F12/14
CPC分类号： G06F12/1009 , G06F12/1408
摘要： A system comprises a memory module configured to store signed page table data and a selected processing element coupled to the memory module. The selected processing element is one of a plurality of processing elements, which together comprise a portion of a multiprocessor system. The selected processing element is configured to authenticate page table management code and, based on authenticated page table management code, to sign page table data that is subsequently stored in the memory module, and to verify signed page table data that is read from the memory module.
摘要翻译：系统包括被配置为存储经签名的页表数据的存储器模块和耦合到存储器模块的所选择的处理元件。所选择的处理元件是多个处理元件之一，它们一起构成多处理器系统的一部分。所选择的处理元件被配置为认证页表管理代码，并且基于经认证的页表管理代码来签名随后存储在存储器模块中的页表数据，并且验证从存储器模块读取的经签名页表数据。

14. 发明授权

US07446588B2 Highly scalable methods and apparatus for multiplexing signals 有权
标题翻译：用于复用信号的高度可扩展的方法和装置
公开(公告)号：US07446588B2
公开(公告)日：2008-11-04
申请号：US10733694
申请日：2003-12-11
申请人： David W. Boerstler , Eskinder Hailu , H. Peter Hofstee
发明人： David W. Boerstler , Eskinder Hailu , H. Peter Hofstee
IPC分类号： G06F1/04
CPC分类号： H04L7/0083 , G06F1/08
摘要： In a first aspect, a first method is provided that includes providing a plurality of select signals and a plurality of input signals for input by a multiplexer. Each select signal is adapted to cause the multiplexer to select a different one of the plurality of input signals for output by the multiplexer when the select signal is in a first logic state. The first method further includes preventing a first of the select signals that is in the first logic state from being provided to the multiplexer until the other select signals are in a second logic state. Number other aspects are provided.
摘要翻译：在第一方面，提供了一种第一方法，其包括提供多个选择信号和多个输入信号以供多路复用器输入。当选择信号处于第一逻辑状态时，每个选择信号适于使多路复用器选择多个输入信号中的不同的一个以供多路复用器输出。第一种方法还包括防止处于第一逻辑状态的第一选择信号被提供给多路复用器，直到其他选择信号处于第二逻辑状态。提供其他方面的数量。

15. 发明授权

US06675182B1 Method and apparatus for performing rotate operations using cascaded multiplexers 失效
标题翻译：使用级联多路复用器执行旋转操作的方法和装置
公开(公告)号：US06675182B1
公开(公告)日：2004-01-06
申请号：US09649446
申请日：2000-08-25
申请人： H. Peter Hofstee , Hung C. Ngo , Kevin J. Nowka , Jun Sawada
发明人： H. Peter Hofstee , Hung C. Ngo , Kevin J. Nowka , Jun Sawada
IPC分类号： G06F1500
CPC分类号： G06F7/762 , G06F5/015
摘要： A method and apparatus performing rotate operations using cascaded multiplexers provides a scalable rotator circuit having a sub-field rotate capability that requires no additional interconnects at the sub-field endpoints. The rotator performs bit field swap operations at each stage of a series of cascaded multiplexers. The bit field size increases monotonically from a single bit to half of the rotator operand size. The control logic selects swap operations for each individual bit field at each stage, in order to arrange a desired rotated output vector.
摘要翻译：使用级联多路复用器执行旋转操作的方法和装置提供具有子场旋转能力的可缩放旋转电路，其不需要在子场端点处的附加互连。旋转器在一系列级联多路复用器的每个阶段执行位域交换操作。位域大小从单个位单调增加到旋转器操作数大小的一半。控制逻辑为每个级别的每个单独位字段选择交换操作，以便布置期望的旋转输出向量。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式