专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US5893026A Low pass filter for suppressing harmonic of radio transmitter 失效
标题翻译：用于抑制无线电发射机谐波的低通滤波器
公开(公告)号：US5893026A
公开(公告)日：1999-04-06
申请号：US777763
申请日：1996-12-30
申请人： Wook Kim
发明人： Wook Kim
IPC分类号： H04B1/04 , H03H7/01
CPC分类号： H03H7/1783 , H03H7/0115 , H03H2001/0085 , H04B1/04
摘要： A low pass filter capable of passing a radio paging signal of good quality through suppressing harmonic in a radio paging transmitter. The low pass filter of the radio paging transmitter, comprising: a first filter of a .pi. type for suppressing harmonic of a radio paging signal outputted, which is connected to an output terminal of the radio paging transmitter; and, a second filter for suppressing second and third harmonic or more of the radio paging signal, which is connected between the first filter and an antenna and comprised with multistage plane panel capacitors and parallel inductance and capacitors connected between the plane panel capacitors.
摘要翻译：一种低通滤波器，其能够通过抑制无线寻呼发射机中的谐波来传递质量良好的无线寻呼信号。无线寻呼发射机的低通滤波器包括：用于抑制输出的无线寻呼信号的谐波的pi型的第一滤波器，其连接到无线寻呼发射机的输出端; 以及用于抑制第二和第三谐波或更多的无线寻呼信号的第二滤波器，其连接在第一滤波器和天线之间，并且包括连接在平面面板电容器之间的多级平面面板电容器和并联电感和电容器。

12. 发明申请

US20160092617A1 INTEGRATED CIRCUIT FOR ESTIMATING POWER OF AT LEAST ONE NODE USING TEMPERATURE AND A SYSTEM INCLUDING THE SAME 有权
标题翻译：用于使用温度和包括其中的系统估计至少一个节点的功率的集成电路
公开(公告)号：US20160092617A1
公开(公告)日：2016-03-31
申请号：US14617097
申请日：2015-02-09
申请人： Kyungsoo Lee , Sridhar Sundaram , Wook Kim , Jichul Kim , MyungKyoon YIM
发明人： Kyungsoo Lee , Sridhar Sundaram , Wook Kim , Jichul Kim , MyungKyoon YIM
IPC分类号： G06F17/50
CPC分类号： G01K1/026 , G01K7/425 , G01R21/02 , G06F1/26 , G06F17/5036 , G06F2217/80
摘要： A power estimation circuit including: a power estimation manager circuit configured to receive power data and temperature data; and a storage circuit that includes a first region storing resistive-capacitive (RC) thermal modeling data, a second region storing the power data and a third region storing the temperature data, wherein the power estimation manager circuit is configured to estimate power consumption of a first node at a second time point, which occurs after a first time point, using the RC thermal modeling data, the power data and the temperature data.
摘要翻译：一种功率估计电路，包括：功率估计管理器电路，被配置为接收功率数据和温度数据; 以及存储电路，其包括存储电阻电容（RC）热建模数据的第一区域，存储所述电力数据的第二区域和存储所述温度数据的第三区域，其中所述功率估计管理器电路被配置为估计功率消耗使用RC热建模数据，功率数据和温度数据在第一时间点之后发生的第一节点。

13. 发明申请

US20100242006A1 METHOD OF TIMING CRITICALITY CALCULATION FOR STATISTICAL TIMING OPTIMIZATION OF VLSI CIRCUIT 有权
标题翻译：定时关键度计算方法对VLSI电路的统计时序优化
公开(公告)号：US20100242006A1
公开(公告)日：2010-09-23
申请号：US12474547
申请日：2009-05-29
申请人： Hyoun Soo Park , Young Hwan Kim , Dai Joon Hyun , Wook Kim
发明人： Hyoun Soo Park , Young Hwan Kim , Dai Joon Hyun , Wook Kim
IPC分类号： G06F17/10
CPC分类号： G06F17/5031 , G06F17/505
摘要： Provided is a method of optimizing statistical timing of an integration circuit, the method including applying subtle changes of mean arrival times with respect to each of nodes in a timing graph of an integrated circuit to ADD operations and MAX operations of a block-based statistical static timing analysis (SSTA) method and approximating the corresponding operations; generating Jacobian matrixes between each node by using matrix components including differential coefficients calculated during linear approximation of the operations; calculating changed arrival time values of the circuit by propagating the Jacobian matrixes from a virtual sink node to a virtual source node; and calculating timing yield criticalities, which are variances of timing yield of the circuit due to subtle changes of mean arrival times with respect to each node, based on values obtained by the propagation. Accordingly, timing yield criticality is calculated based on linear approximation of ADD operations and MAX operations of statistical static timing analysis (SSTA), and thus the calculation complexity is linear with respect to the total number of nodes, and critical nodes significantly affecting the timing yield of a circuit can be extracted more accurately.
摘要翻译：提供了一种优化积分电路的统计定时的方法，该方法包括对集成电路的定时图中的每个节点应用平均到达时间的微妙变化，以ADD操作和基于块的统计静态的MAX操作时序分析（SSTA）方法和近似相应的操作; 通过使用包括在操作的线性近似期间计算的微分系数的矩阵分量来生成每个节点之间的雅可比矩阵; 通过将雅可比矩阵从虚拟汇聚节点传播到虚拟源节点来计算电路的改变的到达时间值; 以及基于通过传播获得的值，计算由于平均到达时间相对于每个节点的微妙变化而导致的电路的定时收益率的定时收益率临界。因此，基于统计静态时序分析（SSTA）的ADD操作和MAX操作的线性近似来计算定时收益关键性，因此计算复杂度相对于总节点数是线性的，关键节点显着影响定时收益可以更准确地提取电路。

14. 发明授权

US07399085B2 Cooling fan 有权
标题翻译：冷风扇
公开(公告)号：US07399085B2
公开(公告)日：2008-07-15
申请号：US11020247
申请日：2004-12-27
申请人： Wook Kim , Chang-Jun Kim , Ho-Seon Rew
发明人： Wook Kim , Chang-Jun Kim , Ho-Seon Rew
IPC分类号： G03B21/16
CPC分类号： F04D29/667 , F04D29/384 , F04D29/545
摘要： Disclosed is a cooling fan including a fan rotated by a motor, for forcibly circulating the air, and a fan housing having a through hole with a predetermined inside diameter so that the fan can be mounted thereon. A curvature radius of the end of the inner circumference of the through hole sucking the air is smaller than a curvature radius of the end of the inner circumference of the through hole discharging the air. As a result, the cooling fan can minimize noises in the operation.
摘要翻译：公开了一种冷却风扇，其包括由电动机旋转的风扇，用于强制循环空气;以及风扇壳体，具有具有预定内径的通孔，从而风扇可以安装在其上。吸入空气的通孔的内周的端部的曲率半径小于排出空气的通孔的内周的端部的曲率半径。结果，冷却风扇可以最小化操作中的噪音。

15. 发明申请

US20060182628A1 Blowing device 审中-公开
标题翻译：吹风装置
公开(公告)号：US20060182628A1
公开(公告)日：2006-08-17
申请号：US11332213
申请日：2006-01-17
申请人： Wook Kim , Jun Bae , Chang Kim
发明人： Wook Kim , Jun Bae , Chang Kim
IPC分类号： F04D29/44
CPC分类号： F04D17/165 , F04D29/281 , F04D29/30 , F04D29/4253
摘要： Disclosed herein is a blowing device for small-sized electronic appliances such as cleaning apparatuses. The blowing device comprises a housing, a centrifugal impeller, a guide vane, and a motor for rotating the centrifugal impeller. The centrifugal impeller comprises a shroud, a hub, and a plurality of impeller blades which have an average diameter 87˜93% of a diameter of the housing. The shroud and the hub of the centrifugal impeller, and the guide vane are optimally designed with respect to a size of the housing or an average diameter of the impeller blades, maximizing fan efficiency and heat dissipation of the motor.
摘要翻译：这里公开了一种用于诸如清洁设备的小型电子设备的吹风装置。吹风装置包括壳体，离心式叶轮，导向叶片和用于旋转离心式叶轮的马达。离心式叶轮包括护罩，轮毂和多个叶片，叶片的平均直径为外壳直径的87〜93％。离心式叶轮的护罩和轮毂以及导向叶片相对于壳体的尺寸或叶轮叶片的平均直径进行了最佳设计，使风扇的效率和电机的散热最大化。

16. 发明申请

US20050169750A1 Air-blowing apparatus of cleaner 有权
标题翻译：清洁剂吹风装置
公开(公告)号：US20050169750A1
公开(公告)日：2005-08-04
申请号：US10916587
申请日：2004-08-12
申请人： Wook Kim , Wan Jeon , Chang Kim
发明人： Wook Kim , Wan Jeon , Chang Kim
IPC分类号： A47L9/00 , A47L5/22 , F04D29/28 , F04D29/30 , F04D29/66 , F04D29/54
CPC分类号： A47L5/22 , F04D29/282 , F04D29/30 , F04D29/666 , F05D2240/304
摘要： Disclosed herein is an air-blowing apparatus of a cleaner. The air-blowing apparatus comprises a fan having a plurality of blades spaced apart from each other in the circumferential direction of the fan for generating a blowing force in the centrifugal direction thereof, and a diffuser disposed outside the fan in the radial direction of the fan for diffusing air blown from the fan. Each blade is formed such that at least a part of the blade is shorter than the other part of the blade extending to the outer diameter of the fan, whereby noise is reduced while blowing efficiency is not affected.
摘要翻译：这里公开了一种清洁器的送风装置。所述吹风装置包括风扇，所述风扇具有在所述风扇的圆周方向上彼此间隔开的多个叶片，用于产生沿其离心方向的吹送力;以及扩散器，其设置在所述风扇的径向方向的外侧，用于扩散从风扇吹出的空气。每个叶片形成为使得叶片的至少一部分比叶片的延伸到风扇的外径的其他部分短，从而噪音降低，而吹风效率不受影响。

17. 发明授权

US08156460B2 Method of estimating a leakage current in a semiconductor device 有权
标题翻译：估计半导体器件中漏电流的方法
公开(公告)号：US08156460B2
公开(公告)日：2012-04-10
申请号：US12547729
申请日：2009-08-26
申请人： Kyung-Tae Do , Jung-Yun Choi , Bong-Hyun Lee , Young-Hwan Kim , Hyo-Sig Won , Wook Kim
发明人： Kyung-Tae Do , Jung-Yun Choi , Bong-Hyun Lee , Young-Hwan Kim , Hyo-Sig Won , Wook Kim
IPC分类号： G06F17/50
CPC分类号： G06F17/5036
摘要： In a method of estimating a leakage current in a semiconductor device, a chip including a plurality of cells is divided into segments by a grid model. Spatial correlation is determined as spatial correlation between process parameters concerned with the leakage currents in each of the cells. A virtual cell leakage characteristic function of a cell is generated by arithmetically operating actual leakage characteristic functions. A segment leakage characteristic function of a segment is generated by arithmetically operating the virtual cell leakage characteristic functions of all cells in the segment. Then, a full chip leakage characteristic function of the chip is generated by statistically operating the segment leakage characteristic functions of all segments in the chip. Accordingly, computational loads of Wilkinson's method for generating the full chip leakage characteristic function can remarkably be reduced.
摘要翻译：在估计半导体器件中的漏电流的方法中，包括多个单元的芯片通过栅格模型被划分为段。空间相关性被确定为与每个单元中的泄漏电流有关的工艺参数之间的空间相关性。通过算术运算实际泄漏特性函数产生单元的虚拟单元泄漏特性函数。通过对片段中所有单元的虚拟单元泄漏特性函数进行算术运算，产生段的段泄漏特性函数。然后，通过统计操作芯片中所有段的段泄漏特性函数来产生芯片的全芯片泄漏特性功能。因此，Wilkinson用于产生全芯片泄漏特性功能的方法的计算负载可以显着降低。

18. 发明授权

US08046724B2 Method of timing criticality calculation for statistical timing optimization of VLSI circuit 有权
标题翻译： VLSI电路统计时序优化的定时临界计算方法
公开(公告)号：US08046724B2
公开(公告)日：2011-10-25
申请号：US12474547
申请日：2009-05-29
申请人： Hyoun Soo Park , Young Hwan Kim , Dai Joon Hyun , Wook Kim
发明人： Hyoun Soo Park , Young Hwan Kim , Dai Joon Hyun , Wook Kim
IPC分类号： G06F9/455 , G06F17/50
CPC分类号： G06F17/5031 , G06F17/505
摘要： Provided is a method of optimizing statistical timing of an integration circuit, the method including applying subtle changes of mean arrival times with respect to each of nodes in a timing graph of an integrated circuit to ADD operations and MAX operations of a block-based statistical static timing analysis (SSTA) method and approximating the corresponding operations; generating Jacobian matrixes between each node by using matrix components including differential coefficients calculated during linear approximation of the operations; calculating changed arrival time values of the circuit by propagating the Jacobian matrixes from a virtual sink node to a virtual source node; and calculating timing yield criticalities, which are variances of timing yield of the circuit due to subtle changes of mean arrival times with respect to each node, based on values obtained by the propagation. Accordingly, timing yield criticality is calculated based on linear approximation of ADD operations and MAX operations of statistical static timing analysis (SSTA), and thus the calculation complexity is linear with respect to the total number of nodes, and critical nodes significantly affecting the timing yield of a circuit can be extracted more accurately.
摘要翻译：提供了一种优化集成电路的统计定时的方法，该方法包括对集成电路的定时图中的每个节点应用平均到达时间的微妙变化，以ADD操作和基于块的统计静态的MAX操作时序分析（SSTA）方法和近似相应的操作; 通过使用包括在操作的线性近似期间计算的微分系数的矩阵分量来生成每个节点之间的雅可比矩阵; 通过将雅可比矩阵从虚拟汇聚节点传播到虚拟源节点来计算电路的改变的到达时间值; 以及基于通过传播获得的值，计算由于平均到达时间相对于每个节点的微妙变化而导致的电路的定时收益率的定时收益率临界。因此，基于统计静态时序分析（SSTA）的ADD操作和MAX操作的线性近似来计算定时收益关键性，因此计算复杂度相对于总节点数是线性的，关键节点显着影响定时收益可以更准确地提取电路。

19. 发明申请

US20100306724A1 METHOD OF INCREMENTAL STATISTICAL STATIC TIMING ANALYSIS BASED ON TIMING YIELD 有权
标题翻译：基于时序的增量统计静态时序分析方法
公开(公告)号：US20100306724A1
公开(公告)日：2010-12-02
申请号：US12475545
申请日：2009-05-31
申请人： Jinwook Kim , Young Hwan Kim , Wook Kim
发明人： Jinwook Kim , Young Hwan Kim , Wook Kim
IPC分类号： G06F17/50
CPC分类号： G06F17/5031 , G06F2217/84
摘要： Provided is a method of incremental SSTA (statistical static timing analysis) of a digital circuit, the method including a first step in which, when a gate is replaced in the digital circuit, delay propagation is performed from a node of a replaced gate to a virtual sink node based on SSTA; a second step in which, if a changed value of a gate timing yield at each gate which propagates delay toward the virtual sink node is smaller than a predetermined threshold value, delay propagation with respect to a fanout gate of the corresponding gate is stopped; and a third step in which, when a delay with respect to the node of the replaced gate is propagated to the virtual sink node, a new timing yield is calculated at the virtual sink node.
摘要翻译：提供了数字电路的增量SSTA（统计静态时序分析）的方法，该方法包括第一步骤，其中当在数字电路中替换门时，从更换的门的节点执行延迟传播基于SSTA的虚拟汇聚节点; 第二步骤，如果在向虚拟汇聚节点传播延迟的每个门的门定时收益的改变值小于预定阈值，则停止相对于相应门的扇出门的延迟传播; 以及第三步骤，当相对于所替换的门的节点的延迟传播到虚拟宿节点时，在虚拟宿节点处计算新的定时收益。

20. 发明申请

US20100058258A1 Method of Estimating a Leakage Current in a Semiconductor Device 有权
标题翻译：估算半导体器件中泄漏电流的方法
公开(公告)号：US20100058258A1
公开(公告)日：2010-03-04
申请号：US12547729
申请日：2009-08-26
申请人： Kyung Tae Do , Jung-Yun Choi , Bong-Hyun Lee , Young-Hwan Kim , Hyo-Sig Won , Wook Kim
发明人： Kyung Tae Do , Jung-Yun Choi , Bong-Hyun Lee , Young-Hwan Kim , Hyo-Sig Won , Wook Kim
IPC分类号： G06F17/50
CPC分类号： G06F17/5036
摘要： In a method of estimating a leakage current in semiconductor device, a chip including a plurality of cells is divided into segments by a grid model. Spatial correlation is determined as spatial correlation between process parameters concerned with the leakage currents in each of the cells. A virtual cell leakage characteristic function of the cell is generated by arithmetically operating actual leakage characteristic functions. A segment leakage characteristic function is generated by arithmetically operating the virtual cell leakage characteristic functions of each cell in the segment. Then, a full chip leakage characteristic function is generated by statistically operating the segment leakage characteristic functions of each segment in the chip. Accordingly, the computational loads of Wilkinson's method for generating the full chip leakage characteristic function may be remarkably reduced.
摘要翻译：在估计半导体器件中的漏电流的方法中，包括多个单元的芯片通过栅格模型被划分为段。空间相关性被确定为与每个单元中的泄漏电流有关的工艺参数之间的空间相关性。通过算术运算实际漏电特性函数产生单元的虚拟单元泄漏特性函数。通过对片段中每个单元的虚拟单元泄漏特性函数进行算术运算来产生段泄漏特性函数。然后，通过统计操作芯片中每个段的段泄漏特性函数来产生全片泄漏特性函数。因此，威尔金森的用于产生全芯片泄漏特性函数的方法的计算量可以显着降低。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式