专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20090146621A1 METHODS AND APPARATUS FOR CURRENT SENSING IN MUTUALLY COUPLED INDUCTORS 有权
标题翻译：电感耦合电感电流检测方法及装置
公开(公告)号：US20090146621A1
公开(公告)日：2009-06-11
申请号：US12332627
申请日：2008-12-11
申请人： Benjamin Tang , Timothy M. Ng , Kenneth Ostrom
发明人： Benjamin Tang , Timothy M. Ng , Kenneth Ostrom
IPC分类号： G05F1/10
CPC分类号： H02M3/1584 , H02M2001/0009
摘要： Methods and apparatus for current sensing in mutually coupled inductors according to various aspects of the present invention may operate in conjunction with a control system adapted to control current through the inductors and multiple current sensors connected to the control system. Each current sensor may comprise a series combination comprising a capacitor and a resistor. The series combination may be connected in parallel with one of the inductors, and may be adapted to generate branch inductor current signals according to a sensed current in the connected inductor. In addition, a coupling capacitor may be coupled between at least two of the current sensors to compensate a time constant of the current sensor for mutual coupling inductance between the inductors.
摘要翻译：根据本发明的各个方面的相互耦合的电感器中的电流感测的方法和装置可以与适于控制通过电感器的电流和连接到控制系统的多个电流传感器的控制系统一起工作。每个电流传感器可以包括包括电容器和电阻器的串联组合。串联组合可以与电感器中的一个并联连接，并且可以适于根据所连接的电感器中的感测电流产生分支电感器电流信号。此外，耦合电容器可以耦合在至少两个电流传感器之间，以补偿电流传感器在电感器之间的互耦合电感的时间常数。

12. 发明授权

US07366270B2 PLL/DLL dual loop data synchronization utilizing a granular FIFO fill level indicator 有权
标题翻译： PLL / DLL双循环数据同步利用粒度FIFO填充水平指示器
公开(公告)号：US07366270B2
公开(公告)日：2008-04-29
申请号：US10029709
申请日：2001-12-20
申请人： Benjamin Tang , Scott Southwell , Nicholas Robert Steffen
发明人： Benjamin Tang , Scott Southwell , Nicholas Robert Steffen
IPC分类号： H04L7/00 , H03D3/24 , H03L7/00
CPC分类号： G06F5/12 , G06F2205/061 , H03L7/081 , H03L7/087 , H04J3/047 , H04J3/062 , H04J3/0685
摘要： A dual loop (PLL/DLL) data synchronization system and method for plesiochronous systems is provided. In particular, a system and method for dual loop data synchronization using a granular FIFO fill level indicator is provided. A dual loop data serializer includes a phase lock loop (PLL) and a delayed lock loop (DLL) configured with a phase shifter in the feedback path of the PLL. The dual loop serializer locks to the input of the DLL, which represents a fill level of a FIFO. A granular FIFO fill level indicator of the DLL provides input to the phase shifter to adjust the frequency of the PLL accordingly. Thus, the frequency of the data input rate can be controlled and a constant fill level of the FIFO can be maintained. A dual loop retimer includes a dual loop serializer (PLL/DLL) and a clock recovery DLL. The retimer resets the jitter budget to meet transmission requirements for an infinite number of repeater stages.
摘要翻译：提供了一种双循环（PLL / DLL）数据同步系统和方法，用于同步系统。特别地，提供了一种使用粒度FIFO填充水平指示符的双循环数据同步的系统和方法。双环数据串行器包括在PLL的反馈路径中配置有移相器的锁相环（PLL）和延迟锁环（DLL）。双循环串行器锁定到DLL的输入，它表示FIFO的填充级别。该DLL的粒状FIFO填充电平指示器为移相器提供输入以相应地调整PLL的频率。因此，可以控制数据输入速率的频率，并且可以保持FIFO的恒定填充电平。双环重定时器包括双回路串行器（PLL / DLL）和时钟恢复DLL。重新定时器重置抖动预算以满足无限数量的中继器级的传输要求。

13. 发明申请

US20060114829A1 System and method for reducing switching overhead in a communication network 有权
公开(公告)号：US20060114829A1
公开(公告)日：2006-06-01
申请号：US11000182
申请日：2004-11-30
申请人： Nachi Nithi , Carl Nuzman , Benjamin Tang
发明人： Nachi Nithi , Carl Nuzman , Benjamin Tang
IPC分类号： H04J3/14
CPC分类号： H04Q3/0083 , H04Q2213/13145 , H04Q2213/13164 , H04Q2213/13349
摘要： A system and method for reducing switching overhead in a communication network and a web-based server incorporating the system or the method. In one embodiment, the system includes: (1) an optimization engine configured to receive input data describing trunks, switches and traffic demands in at least a portion of the communication network and arrange connections between the trunks and switches such that the traffic demands are satisfied and such that a switch load or cost is reduced and (2) a report generator associated with the optimization engine and configured to produce a report containing a modified configuration having the reduced switch load or cost.

14. 发明授权

US06788035B2 Serial bus control method and apparatus for a microelectronic power regulation system 有权
标题翻译：用于微电子功率调节系统的串行总线控制方法和装置
公开(公告)号：US06788035B2
公开(公告)日：2004-09-07
申请号：US10167911
申请日：2002-06-12
申请人： Keith Bassett , Tim Ng , Nicholas Steffen , Kenneth Ostrom , Benjamin Tang , Robert Carroll
发明人： Keith Bassett , Tim Ng , Nicholas Steffen , Kenneth Ostrom , Benjamin Tang , Robert Carroll
IPC分类号： G05F1618
CPC分类号： H02J1/102 , H05K1/181
摘要： A serial bus control method, apparatus, and system for transmitting signals between a master controller and a slave controller associated with a power regulator are disclosed. The serial bus control scheme allows for information to be written to or read from individual regulators or be written to read from all regulators that are coupled to the master controller.
摘要翻译：公开了一种用于在主控制器和与功率调节器相关的从控制器之间传送信号的串行总线控制方法，装置和系统。串行总线控制方案允许将信息写入或读取各个稳压器，或者写入从与主控制器耦合的所有稳压器读取。

15. 发明授权

US06598203B1 Parallel punctured convolutional encoder 失效
标题翻译：平行穿孔卷积编码器
公开(公告)号：US06598203B1
公开(公告)日：2003-07-22
申请号：US09605470
申请日：2000-06-28
申请人： Benjamin Tang
发明人： Benjamin Tang
IPC分类号： G06F1110
CPC分类号： H04L1/0057 , H03M13/15 , H03M13/1515 , H03M13/23 , H03M13/235 , H03M13/25 , H03M13/253 , H03M13/256 , H03M13/258 , H03M13/2936 , H03M13/6362 , H04L1/0041 , H04L1/0059 , H04L1/006 , H04L1/0065 , H04L1/0066 , H04L1/0068 , H04L1/0069
摘要： A parallel punctured convolutional encoder (44) that provides convolutional coding of a stream of digital data bits in a parallel manner for high frequency transmission. The parallel convolutional encoder (44) includes a plurality of one-bit delay devices (46-56) and four XOR gates (78-84). Three consecutive bits are applied to the convolutional encoder (44) in a parallel manner and four polynomial expressions are provided from the XOR gates 78-84 in a parallel manner at each clock cycle, where certain values in the polynomial expressions are provided and certain values are not provided to conform with a particular puncture scheme of a desirable convolutional rate. In an altnerate embodiment, a concatenated Reed-Solomon TCM QAM encoder is provided that operates on parallel lines of digital data for high frequency communications systems.
摘要翻译：一种并行穿孔卷积编码器（44），其以并行方式为高频传输提供数字数据比特流的卷积编码。并行卷积编码器（44）包括多个一比特延迟装置（46-56）和四个异或门（78-84）。以并行方式将三个连续位施加到卷积编码器（44），并且在每个时钟周期以并行方式从XOR门78-84提供四个多项式表达式，其中提供多项式表达式中的某些值和某些值不提供以符合期望的卷积率的特定穿刺方案。在替代实施例中，提供了一种级联的Reed-Solomon TCM QAM编码器，其对于用于高频通信系统的数字数据的并行线进行操作。

16. 发明授权

US08360097B2 Valve actuator and throttle valve assembly employing the same 失效
标题翻译：阀门执行器和采用其的节流阀组件
公开(公告)号：US08360097B2
公开(公告)日：2013-01-29
申请号：US12107455
申请日：2008-04-22
申请人： Justin A. Tanner , Larry Blessing , Doug Kortum , Benjamin Tang
发明人： Justin A. Tanner , Larry Blessing , Doug Kortum , Benjamin Tang
IPC分类号： F16K31/124 , F16K31/363 , F16K31/383 , F15B11/10 , F15B11/15 , F15B13/042 , F15B13/044 , F02K7/08 , F02K7/10
CPC分类号： F16K31/1655 , F16K1/221 , Y10T137/777
摘要： Embodiments of a valve actuator are provided for adjusting the position of a main valve element in relation to the pressure of a fluid supplied by a supply duct. The valve actuator includes a housing, a control pressure valve disposed in the housing, and a piston slidably disposed in the housing and mechanically coupled to the main valve element. The housing has a control pressure chamber therein, which is configured to be fluidly coupled to the supply duct. The control pressure valve is configured to substantially impede fluid flow into the control pressure chamber until the fluid pressure within the supply duct surpasses a minimum actuation pressure. The piston normally resides in a first position and is configured to move toward a second position as the pressure within the control pressure chamber increases.
摘要翻译：提供阀致动器的实施例用于相对于由供应管道供应的流体的压力来调节主阀元件的位置。阀致动器包括壳体，设置在壳体中的控制压力阀，以及可滑动地设置在壳体中并机械联接到主阀元件的活塞。外壳在其中具有控制压力室，其被构造成流体地联接到供应管道。控制压力阀构造成基本阻止流体进入控制压力室，直到供应管道内的流体压力超过最小致动压力。活塞通常位于第一位置，并且构造成随着控制压力室内的压力增加而向第二位置移动。

17. 发明申请

US20120299150A1 Power Semiconductor Module with Embedded Chip Package 审中-公开
标题翻译：具有嵌入式芯片封装的功率半导体模块
公开(公告)号：US20120299150A1
公开(公告)日：2012-11-29
申请号：US13116840
申请日：2011-05-26
申请人： Benjamin Tang , Laura Carpenter , Kenneth Ostrom , Frank Daeche
发明人： Benjamin Tang , Laura Carpenter , Kenneth Ostrom , Frank Daeche
IPC分类号： H01L27/04 , H01L21/60
CPC分类号： H01L23/485 , H01L23/36 , H01L23/645 , H01L24/06 , H01L24/24 , H01L24/25 , H01L24/32 , H01L24/73 , H01L24/82 , H01L25/165 , H01L2224/06181 , H01L2224/24011 , H01L2224/24105 , H01L2224/24246 , H01L2224/291 , H01L2224/2919 , H01L2224/32245 , H01L2224/73267 , H01L2224/82039 , H01L2224/82101 , H01L2224/82106 , H01L2924/10253 , H01L2924/12042 , H01L2924/1306 , H01L2924/19041 , H01L2924/19042 , H01L2924/19043 , H01L2924/19104 , H01L2924/19105 , H01L2924/0665 , H01L2924/014 , H01L2924/00
摘要： A power semiconductor module includes a power semiconductor die, a metal substrate, a patterned metallization layer, a plurality of padless electrical connections, a plurality of vias and an inductor. The power semiconductor die has a top surface, an opposing bottom surface and a plurality of sides extending between the top and bottom surfaces. The metal substrate is attached to the bottom surface of the die. The patterned metallization layer is disposed above the top surface of the die. The plurality of padless electrical connections are at the top surface of the die and connect the patterned metallization layer to the die. The plurality of vias are disposed adjacent one or more of the sides of the die and electrically connected to the patterned metallization layer at a first end of the plurality of vias and to the metal substrate at a second end of the plurality of vias.
摘要翻译：功率半导体模块包括功率半导体管芯，金属衬底，图案化金属化层，多个无焊接电连接，多个通孔和电感器。功率半导体管芯具有顶表面，相对的底表面和在顶表面和底表面之间延伸的多个边。金属基板附接到模具的底表面。图案化的金属化层设置在模具的顶表面之上。多个无衬垫电连接在管芯的顶表面处，并且将图案化的金属化层连接到管芯。多个通孔邻近管芯的一个或多个侧面设置，并且在多个通孔的第一端处与图案化的金属化层电连接，并且在多个通孔的第二端处与金属衬底电连接。

18. 发明授权

US08044650B2 Methods and apparatus for current sensing in mutually coupled inductors 有权
标题翻译：互耦电感器电流检测方法及装置
公开(公告)号：US08044650B2
公开(公告)日：2011-10-25
申请号：US12332627
申请日：2008-12-11
申请人： Benjamin Tang , Timothy M. Ng , Kenneth Ostrom
发明人： Benjamin Tang , Timothy M. Ng , Kenneth Ostrom
IPC分类号： G05F1/40
CPC分类号： H02M3/1584 , H02M2001/0009
摘要： Methods and apparatus for current sensing in mutually coupled inductors according to various aspects of the present invention may operate in conjunction with a control system adapted to control current through the inductors and multiple current sensors connected to the control system. Each current sensor may comprise a series combination comprising a capacitor and a resistor. The series combination may be connected in parallel with one of the inductors, and may be adapted to generate branch inductor current signals according to a sensed current in the connected inductor. In addition, a coupling capacitor may be coupled between at least two of the current sensors to compensate a time constant of the current sensor for mutual coupling inductance between the inductors.
摘要翻译：根据本发明的各个方面的相互耦合的电感器中的电流感测的方法和装置可以与适于控制通过电感器的电流和连接到控制系统的多个电流传感器的控制系统一起工作。每个电流传感器可以包括包括电容器和电阻器的串联组合。串联组合可以与电感器中的一个并联连接，并且可以适于根据所连接的电感器中的感测电流产生分支电感器电流信号。此外，耦合电容器可耦合在至少两个电流传感器之间，以补偿电流传感器在电感器之间的互耦合电感的时间常数。

19. 发明申请

US20070075692A1 METHODS AND APPARATUS FOR CURRENT-CONTROLLED TRANSIENT REGULATION 审中-公开
标题翻译：电流控制瞬态调节的方法和装置
公开(公告)号：US20070075692A1
公开(公告)日：2007-04-05
申请号：US11538218
申请日：2006-10-03
申请人： Kenneth Ostrom , Benjamin Tang , Tim Ng , Clifford Duong
发明人： Kenneth Ostrom , Benjamin Tang , Tim Ng , Clifford Duong
IPC分类号： G05F1/00
CPC分类号： G05F1/618 , G06F1/30 , G06F1/305
摘要： Methods and apparatus for regulating power supply according to various aspects of the present invention operate in conjunction with an electronic system configured to interface with a primary voltage regulator. The electronic system comprises a load configured to receive supply current from the primary voltage regulator and a secondary voltage regulator. The secondary voltage regulator includes at least one current source coupled to the load and is configured to provide current to the load. The secondary voltage regulator further comprises a control circuit coupled to the current source and the load, which determines a current demand for the load exceeding the supply current received from the primary voltage regulator, and adjusts the current provided to the load by the current source according to the current demand.
摘要翻译：根据本发明的各个方面的用于调节电源的方法和装置与配置成与初级电压调节器接口的电子系统一起工作。电子系统包括被配置为从主电压调节器和次级电压调节器接收电源电流的负载。次级电压调节器包括耦合到负载的至少一个电流源，并被配置为向负载提供电流。次级电压调节器还包括耦合到电流源和负载的控制电路，其确定负载的电流需求超过从主电压调节器接收的电源电流，并且根据电流源调整提供给负载的电流，到目前的需求。

20. 发明申请

US20050259637A1 Method for optimal path selection in traversal of packets through network address translators 有权
标题翻译：通过网络地址转换器遍历数据包的最优路径选择方法
公开(公告)号：US20050259637A1
公开(公告)日：2005-11-24
申请号：US10850977
申请日：2004-05-21
申请人： Thomas Chu , Tao Jin , Francis Magee , Steven Richman , Benjamin Tang
发明人： Thomas Chu , Tao Jin , Francis Magee , Steven Richman , Benjamin Tang
IPC分类号： H04L12/24 , H04L12/66 , H04L29/12
CPC分类号： H04L41/12 , H04L29/12009 , H04L61/00
摘要： Reduction of administrative overhead in maintaining network information, rapid convergence on an optimal routing path through the data network, and utilization of only required network resources are realized by a novel method for establishing a call path between network users. The method is based upon deployment of a network information server that stores network topology information and that is addressable by each end user. In this method, the network information server receives a request to establish a call path. The request identifies at least the calling party. In response to the request, the network information server determines a network traversal between the calling party and a root network wherein the network traversal includes call path information about the sub-networks between the calling party and the root network. The request for establishing a call path can also identify the called party. Based on the calling and called party identification, the network information server also determines a second network traversal between the called party and the root network. The second network traversal is sent to either the calling party or the called party or to both the calling and called parties. The server can determine an intersection of the traversals and send the intersection information to the parties. The intersection information is known as a merge point and represents an optimal call path between the parties.
摘要翻译：通过一种在网络用户之间建立呼叫路径的新颖方法，实现了维护网络信息管理开销，通过数据网络优化路由路径快速收敛以及仅需要网络资源利用的管理开销。该方法基于网络信息服务器的部署，网络信息服务器存储网络拓扑信息，并且可由每个最终用户寻址。在该方法中，网络信息服务器接收建立呼叫路径的请求。该请求至少标识主叫方。响应于该请求，网络信息服务器确定呼叫方和根网络之间的网络遍历，其中，网络遍历包括关于呼叫方和根网络之间的子网络的呼叫路径信息。建立呼叫路径的请求也可以标识被叫方。基于呼叫方和被叫方识别，网络信息服务器还确定被叫方与根网络之间的第二网络遍历。第二个网络遍历被发送到呼叫方或被叫方，或者呼叫方和被叫方。服务器可以确定遍历的交集，并将交叉路口信息发送给各方。交叉路口信息称为合并点，表示双方之间的最佳通话路径。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式