专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20100070936A1 WAIVER MECHANISM FOR PHYSICAL VERIFICATION OF SYSTEM DESIGNS 失效
标题翻译：系统设计物理验证的豁免机制
公开(公告)号：US20100070936A1
公开(公告)日：2010-03-18
申请号：US12211238
申请日：2008-09-16
申请人： Viswanathan Lakshmanan , Michael Josephides , Lisa M. Miller
发明人： Viswanathan Lakshmanan , Michael Josephides , Lisa M. Miller
IPC分类号： G06F17/50
CPC分类号： G06F17/5081
摘要： A method of waiving verification failures is disclosed. The method generally includes the steps of (A) generating a plurality of circuit error files by performing a plurality of physical verifications on a plurality of circuit designs, the circuit error files containing a plurality of circuit errors of the circuit designs, (B) generating a system error file by performing an additional physical verification on a system design, the system error file containing a plurality of system errors of the system design, the system design incorporating the circuit designs, (C) generating a valid error file by removing the circuit errors from the system error file, the valid error file containing a plurality of valid errors comprising a subset of the system errors and (D) storing the valid error file in a recording medium.
摘要翻译：公开了一种放弃验证失败的方法。该方法通常包括以下步骤：（A）通过在多个电路设计上执行多个物理验证来产生多个电路错误文件，所述电路错误文件包含电路设计的多个电路错误，（B）产生系统错误文件，通过对系统设计进行附加物理验证，系统错误文件包含系统设计的多个系统错误，包含电路设计的系统设计，（C）通过去除电路来生成有效的错误文件来自系统错误文件的错误，包含多个有效错误的有效错误文件，包括系统错误的子集，以及（D）将有效的错误文件存储在记录介质中。

12. 发明授权

US07480878B2 Method and system for layout versus schematic validation of integrated circuit designs 失效
标题翻译：集成电路设计布局与原理图验证的方法和系统
公开(公告)号：US07480878B2
公开(公告)日：2009-01-20
申请号：US11321260
申请日：2005-12-29
申请人： Alan Lee Holesovsky , Viswanathan Lakshmanan , Brent Wray Acott
发明人： Alan Lee Holesovsky , Viswanathan Lakshmanan , Brent Wray Acott
IPC分类号： G06F17/50
CPC分类号： G06F17/5081
摘要： A method and system for validating selected layers of an integrated circuit design. A rundeck is edited to include IC layers and device structures of interest that may require validation. In some embodiments the IC layer of interest may include only metal. A layout versus schematic (LVS) comparison is performed using the edited rundeck and an error report is generated.
摘要翻译：一种用于验证集成电路设计的选定层的方法和系统。编辑了一个破损，以包括可能需要验证的感兴趣的IC层和设备结构。在一些实施例中，感兴趣的IC层可以仅包括金属。使用编辑后的rundeck执行布局与原理图（LVS）比较，并生成错误报告。

13. 发明授权

US07302654B2 Method of automating place and route corrections for an integrated circuit design from physical design validation 有权
标题翻译：通过物理设计验证自动化集成电路设计的位置和路线校正方法
公开(公告)号：US07302654B2
公开(公告)日：2007-11-27
申请号：US10977386
申请日：2004-10-29
申请人： Viswanathan Lakshmanan , Michael Josephides , Richard D. Blinne
发明人： Viswanathan Lakshmanan , Michael Josephides , Richard D. Blinne
IPC分类号： G06F17/50
CPC分类号： G06F17/5081
摘要： A method and computer program product for automatically correcting errors in an integrated circuit design includes steps of: (a) performing a physical design validation of an integrated circuit design to verify compliance with a set of design rules; (b) generating a results database of design rule violations detected by the physical design validation; (c) identifying locations in the integrated circuit design from the results database for making design corrections according to a post-processing rule deck so that the locations of the design corrections comply with the set of design rules; and (d) implementing the design corrections in the integrated circuit design.
摘要翻译：一种用于自动校正集成电路设计中的错误的方法和计算机程序产品包括以下步骤：（a）执行集成电路设计的物理设计验证以验证是否符合一组设计规则; （b）生成通过物理设计验证检测到的设计规则违规的结果数据库; （c）从结果数据库中识别集成电路设计中的位置，以便根据后处理规则表进行设计更正，使设计更正的位置符合设计规则集; 和（d）在集成电路设计中实现设计校正。

14. 发明授权

US07231626B2 Method of implementing an engineering change order in an integrated circuit design by windows 有权
标题翻译：通过Windows实现集成电路设计中的工程变更顺序的方法
公开(公告)号：US07231626B2
公开(公告)日：2007-06-12
申请号：US11015123
申请日：2004-12-17
申请人： Jason K. Hoff , Viswanathan Lakshmanan , Michael Josephides , Daniel W. Prevedel , Richard D. Blinne , Johathan P. Kuppinger
发明人： Jason K. Hoff , Viswanathan Lakshmanan , Michael Josephides , Daniel W. Prevedel , Richard D. Blinne , Johathan P. Kuppinger
IPC分类号： G06F17/50
CPC分类号： G06F17/5045 , G06F17/5068 , G06F2217/04
摘要： A method of implementing an engineering change order includes steps of: (a) receiving as input an integrated circuit design; (b) receiving as input an engineering change order to the integrated circuit design; (c) creating at least one window in the integrated circuit design that encloses a change to the integrated circuit design introduced by the engineering change order wherein the window is bounded by coordinates that define an area that is less than an entire area of the integrated circuit design; (d) performing a routing of the integrated circuit design that excludes routing of any net that is not enclosed by the window; (e) replacing an area in a copy of the integrated circuit design that is bounded by the coordinates of the window with results of the incremental routing to generate a revised integrated circuit design; and (f) generating as output the revised integrated circuit design.
摘要翻译：一种实现工程变更订单的方法包括以下步骤：（a）作为输入接收集成电路设计; （b）作为输入接收集成电路设计的工程变更订单; （c）在集成电路设计中创建至少一个窗口，其包围由工程改变顺序引入的集成电路设计的变化，其中窗口由限定小于集成电路的整个区域的区域的坐标界定设计; （d）执行集成电路设计的路由，该路由排除不包括窗口的任何网络的路由; （e）将由窗口坐标限定的集成电路设计的副本中的区域替换为增量路由的结果以生成修订的集成电路设计; 和（f）产生经修订的集成电路设计的输出。

15. 发明授权

US07219317B2 Method and computer program for verifying an incremental change to an integrated circuit design 有权
标题翻译：用于验证集成电路设计的增量变化的方法和计算机程序
公开(公告)号：US07219317B2
公开(公告)日：2007-05-15
申请号：US10828408
申请日：2004-04-19
申请人： Viswanathan Lakshmanan , Richard D. Blinne , Jonathan P. Kuppinger
发明人： Viswanathan Lakshmanan , Richard D. Blinne , Jonathan P. Kuppinger
IPC分类号： G06F17/50
CPC分类号： G06F17/5022 , G06F17/5045
摘要： A method and computer program product for verifying an incremental change to an integrated circuit design include receiving as input an integrated circuit design database and an engineering change order. Objects in the integrated circuit design database are identified and marked to indicate a current state of the integrated circuit design database. The engineering change order is applied to the integrated circuit design database, and the integrated circuit design database is analyzed to generate a list of incremental changes to the integrated circuit design database resulting from the engineering change order. Objects in the integrated circuit design database included in the list of incremental changes are identified and marked to distinguish objects in the integrated circuit design database that were changed from the current state. The marked integrated circuit design database distinguishing the objects that were changed from the current state is generated as output.
摘要翻译：用于验证集成电路设计的增量变化的方法和计算机程序产品包括接收集成电路设计数据库和工程变更顺序作为输入。集成电路设计数据库中的对象被识别并标记为指示集成电路设计数据库的当前状态。工程变更单适用于集成电路设计数据库，并对集成电路设计数据库进行分析，以生成由工程变更订单产生的集成电路设计数据库的增量变化清单。集成电路设计数据库中包含增量变化列表中的对象被识别并标记为区分集成电路设计数据库中与当前状态相对应的对象。标记的集成电路设计数据库将区分从当前状态改变的对象作为输出生成。

16. 发明申请

US20060095883A1 Method of automating place and route corrections for an integrated circuit design from physical design validation 有权
标题翻译：通过物理设计验证自动化集成电路设计的位置和路线校正方法
公开(公告)号：US20060095883A1
公开(公告)日：2006-05-04
申请号：US10977386
申请日：2004-10-29
申请人： Viswanathan Lakshmanan , Michael Josephides , Richard Blinne
发明人： Viswanathan Lakshmanan , Michael Josephides , Richard Blinne
IPC分类号： G06F17/50 , G06F9/45 , G06F9/455
CPC分类号： G06F17/5081
摘要： A method and computer program product for automatically correcting errors in an integrated circuit design includes steps of: (a) performing a physical design validation of an integrated circuit design to verify compliance with a set of design rules; (b) generating a results database of design rule violations detected by the physical design validation; (c) identifying locations in the integrated circuit design from the results database for making design corrections according to a post-processing rule deck so that the locations of the design corrections comply with the set of design rules; and (d) implementing the design corrections in the integrated circuit design.
摘要翻译：一种用于自动校正集成电路设计中的错误的方法和计算机程序产品包括以下步骤：（a）执行集成电路设计的物理设计验证以验证是否符合一组设计规则; （b）生成通过物理设计验证检测到的设计规则违规的结果数据库; （c）从结果数据库中识别集成电路设计中的位置，以便根据后处理规则表进行设计更正，使设计更正的位置符合设计规则集; 和（d）在集成电路设计中实现设计校正。

17. 发明申请

US20060090144A1 Method of automating place and route corrections for an integrated circuit design from physical design validation 审中-公开
公开(公告)号：US20060090144A1
公开(公告)日：2006-04-27
申请号：US10975570
申请日：2004-10-27
申请人： Viswanathan Lakshmanan , Michael Josephides , Richard Blinne
发明人： Viswanathan Lakshmanan , Michael Josephides , Richard Blinne
IPC分类号： G06F17/50 , G06F9/45
CPC分类号： G06F17/5081
摘要： A method and computer program product for automatically correcting errors in an integrated circuit design includes steps of: (a) performing a physical design validation of an integrated circuit design to verify compliance with a set of design rules; (b) generating a results database of design rule violations detected by the physical design validation; (c) identifying locations in the integrated circuit design from the results database for making design corrections according to a post-processing rule deck so that the locations of the design corrections comply with the set of design rules; and (d) implementing the design corrections in the integrated circuit design.

18. 发明申请

US20050080607A1 Incremental dummy metal insertions 有权
标题翻译：增量的虚拟金属插入
公开(公告)号：US20050080607A1
公开(公告)日：2005-04-14
申请号：US10683369
申请日：2003-10-10
申请人： Viswanathan Lakshmanan , Richard Blinne , Vikram Shrowty , Lena Montecillo
发明人： Viswanathan Lakshmanan , Richard Blinne , Vikram Shrowty , Lena Montecillo
IPC分类号： G06F17/50
CPC分类号： G06F17/5068 , G06F2217/12 , Y02P90/265
摘要： A method and system for performing dummy metal insertion in design data for an integrated circuit is disclosed, wherein the design data includes dummy metal objects inserted by a dummy fill tool. After a portion of the design data is changed, a check is performed to determine whether any dummy metal objects intersect with any other objects in the design data. If so, the intersecting dummy metal objects are deleted from the design data, thereby avoiding having to rerun the dummy fill tool.
摘要翻译：公开了一种用于在集成电路的设计数据中执行虚拟金属插入的方法和系统，其中设计数据包括由虚拟填充工具插入的虚拟金属物体。在设计数据的一部分改变之后，执行检查以确定任何虚拟金属物体是否与设计数据中的任何其他对象相交。如果是这样，则从设计数据中删除相交的虚拟金属物体，从而避免重新运行虚拟填充工具。

19. 发明授权

US06668359B1 Verilog to vital translator 失效
标题翻译：重要翻译Verilog
公开(公告)号：US06668359B1
公开(公告)日：2003-12-23
申请号：US10003823
申请日：2001-10-31
申请人： Nader Fakhry , Viswanathan Lakshmanan
发明人： Nader Fakhry , Viswanathan Lakshmanan
IPC分类号： G06F1750
CPC分类号： G06F17/5022
摘要： A method of translating a register transfer level code model includes receiving as inputs a user defined primitives map file, a truth table map file, a gate primitives map file, a register transfer level description file of a library cell, a standard delay format file, and a pin order information file for the register transfer level code model; creating data structures for a VITAL model; parsing at least one of the user defined primitives map file, the truth table map file, the gate primitives map file, the register transfer level description file, and the standard delay format file to generate an equivalent VITAL model in the data structures created for the VITAL model wherein the VITAL model is functionally equivalent to the register transfer level code model; and generating as output a VITAL model file from the data structures created for the VITAL model.
摘要翻译：一种翻译寄存器传送级代码模型的方法包括：接收用户定义的基元映射文件，真值表映射文件，门基元映射文件，库单元的寄存器传输级别描述文件，标准延迟格式文件，以及用于寄存器传送级代码模型的引脚顺序信息文件; 为VITAL模型创建数据结构; 解析用户定义的基元映射文件，真值表映射文件，门基元映射文件，寄存器传输级别描述文件和标准延迟格式文件中的至少一个，以在针对所创建的数据结构中生成等价的VITAL模型 VITAL模型，其中VITAL模型在功能上等同于寄存器传送级代码模型; 并从为VITAL模型创建的数据结构中生成VITAL模型文件作为输出。

20. 发明授权

US06658630B1 Method to translate UDPs using gate primitives 有权
标题翻译：使用门字元翻译UDP的方法
公开(公告)号：US06658630B1
公开(公告)日：2003-12-02
申请号：US09710359
申请日：2000-11-09
申请人： Vance Threatt , Viswanathan Lakshmanan
发明人： Vance Threatt , Viswanathan Lakshmanan
IPC分类号： G06F1750
CPC分类号： G06F17/5045 , G06F17/5022
摘要： A software program to translate a Verilog UDP (User Defined Primitive) into basic logic gates, in order to allow easier porting into other HDL languages and non-Verilog models, such as the LogicVision model. In a preferred embodiment the program is in Perl script, and reads in a Verilog source file. On finding a UDP, the script writes out a gate level description of the UDP into a Perl hash data structure, which is later used to output a LogicVision model.
摘要翻译：将Verilog UDP（用户定义的基元）转换为基本逻辑门的软件程序，以便更容易地移植到其他HDL语言和非Verilog模型中，例如LogicVision模型。在优选实施例中，程序是Perl脚本，并且读入Verilog源文件。在找到UDP时，脚本将UDP的门级描述写入Perl哈希数据结构中，后者用于输出LogicVision模型。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式